Skip to content
View alexforencich's full-sized avatar

Organizations

@LabPy @SEDS-Software @ucsdsysnet @corundum @fpganinja

Block or report alexforencich

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. corundum/corundum Public

    Open source FPGA-based NIC and platform for in-network compute

    Verilog 1.8k 425

  2. verilog-ethernet Public

    Verilog Ethernet components for FPGA implementation

    Verilog 2.4k 708

  3. cocotbext-pcie Public

    PCI express simulation framework for Cocotb

    Python 141 47

  4. verilog-pcie Public

    Verilog PCI express components

    Verilog 1.2k 304

  5. cocotbext-axi Public

    AXI interface modules for Cocotb

    Python 219 72

  6. verilog-axi Public

    Verilog AXI components for FPGA implementation

    Verilog 1.6k 461

64 contributions in the last year

Contribution Graph
Day of Week December January February March April May June July August September October November December
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

Loading

Seeing something unexpected? Take a look at the GitHub profile guide.