HwAcc/Intro: no matching function for call to 'resize' #299
Assignees
Labels
Hw Accel
Hardware Acceleration related issues
Comments
|
Hi @PDZZXL , it's an issue in the makefile. Please run |
|
This is a known issue due to changes in the latest Vitis_Libraries. This issue will be fixed in 2022.2 branches soon. |
|
We have now published the latest version of this tutorial. You can refer below link for the updated tutorial: |
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
09f1967 Merge pull request Xilinx#313 from dbee/resampler-static-assert 60bd8eb Updated copyright tags 928c6c2 remove redundant code/comments e7c1b4f Fix resampler static assert for floats 4b7905a Merge pull request Xilinx#311 from changg/add_L1_metadata 42c50d3 Merge pull request Xilinx#312 from uvimalku/docs_update2 4488144 Add link to constraints 586bfbd add L1 metadata for PL 5d02f14 Merge pull request Xilinx#309 from mlechtan/next 884290c Fixing docs links & labels 7e4d9bc Merge pull request Xilinx#308 from mlechtan/next 148b658 Updating api.json and graph's doxygen description. 2cd2000 Merge pull request Xilinx#307 from mlechtan/doc_update e8e8c7d Merge branch 'next' into doc_update 228e2e1 Updating docs ffef78a Merge pull request Xilinx#306 from uvimalku/docs_update2 ddef4fe Merge branch 'next' into docs_update2 cf77115 restructure rst docs 2ffd146 Merge pull request Xilinx#304 from leol/add-api-json 286bb2e Add comment for public API to extract api.json efab4aa Merge pull request Xilinx#303 from mlechtan/next bf3039a Update index.rst d51401e Merge pull request Xilinx#301 from mlechtan/csv_update 9452794 Update L2 FFT benchmarks 484879d Merge pull request Xilinx#297 from mlechtan/fft_cases 68b463c Merge pull request Xilinx#299 from mlechtan/csv_update e4ca146 Update L2 CSV benchmarks 88570b3 Updating max_memory setting for 64k FFT case c07a701 Merge pull request Xilinx#298 from gordono/next 92b4610 fix for tap copy in testbench ADL-1093 associated ca8eaba Modify table formatting df9c7d2 Fixing 8k typo 10d996e Adding FFT cases up to 64k a6376a4 Merge pull request Xilinx#295 from mlechtan/copyright_2022 4f522cb Merge pull request Xilinx#294 from mlechtan/next 3401efa Updating copyright year to 2022 ab9e5ed Fixing testcase typo d500381 Regenerating makefiles b405a27 Fix to FIRs static_assert re number of iterations NITER % 2 39e451f Fix for FIR Resampler's streaming arch init stage. f0be537 Fixes for FIRs streaming arch with cint32 data & cint32 coeffs. 65b68b1 Merge pull request Xilinx#292 from uvimalku/modify-fir-common-traits 45652dc Modify max tap length for fir_decimate_hb float/float 8e88476 Merge pull request Xilinx#288 from uvimalku/fir_sr_asym_updates f217524 Merge pull request Xilinx#290 from gordono/next 285c5b7 Add files via upload e60dbd9 Update dsp-lib-func.rst b1a184b Merge pull request Xilinx#289 from uvimalku/fir_decimate_asym_constraints d06e287 Merge pull request Xilinx#287 from mlechtan/next b7f6f0c Add constraint for window size and tap length 9d6dbf5 Remove bug with larger tap lengths for cint16 coeff type 26515ee Docs update: filling testbench parameters. 5e3acff Docs update: DSP Library overview in the index. bd5395f Merge pull request Xilinx#285 from mlechtan/next 2513cff Updating docs. Removing using-examples. Adding details and hopefully some clarity to dsp-lib-func. 2fe3b43 Merge pull request Xilinx#284 from mlechtan/next ac22243 Updated api.json comments. cbee8eb Merge pull request Xilinx#281 from mlechtan/next dbfe9a0 Merge pull request Xilinx#282 from changg/fix_json 09868b0 fix json 357faab Merge branch 'FaaSApps:next' into next fa1b201 Adding static_asert for incorrect iteration number when reloadable coeffs are used 0542b93 Add a testcase to USE_CUSTOM_CONSTRAINT aa1e462 Add testbench option USE_CUSTOM_CONSTRAINT to overwrite defaults. 92e9ff5 Consolidate FIRs FIFO depth. - Add/expand access functions to set constraints. ec01c57 Typo fix 9bde10d Merge pull request Xilinx#278 from mlechtan/next d527be9 Resampler bug fixes f1cc195 Merge pull request Xilinx#280 from changg/mv_dep 1d1127d fix description.json 5ba08f4 FIFO depth updates: - add getInNet and getIn2Net access functions. - adding USE_CUSTOM_FIFO option to overwrite default calculation using the access functions. Plus a testcase that exercises this option. 4bd22a9 Merge pull request Xilinx#277 from mlechtan/next d2f36c3 FFT Doxygen update. Adding FFT Group that covers fft class and template specialization. 3507584 Merge pull request Xilinx#276 from FaaSApps/mlechtan-max_fir_update c9370c1 Update dsp-lib-func.rst 4dc200c Update dsp-lib-func.rst 0a7e332 Update dsp-lib-func.rst f2ba50f Merge pull request Xilinx#274 from gordono/next 812456c Update dsp-lib-func.rst 41fc16b Update benchmark.rst 4f49206 Merge pull request Xilinx#272 from gordono/next b6ceee1 Update dsp-lib-func.rst 44cc998 Update release.rst 77ada6b Update dsp-lib-func.rst 4d38a9a Add files via upload fb8b096 Merge pull request Xilinx#270 from gordono/next 0659fbe Update dsp-lib-func.rst d87e1fb Merge pull request Xilinx#265 from yuanqian/next 89bfe8e Update dsp-lib-func.rst c3e94ee Update dsp-lib-func.rst 782617e Merge pull request Xilinx#3 from FaaSApps/next 27f2bf8 Merge pull request Xilinx#266 from gordono/next ad793a2 Update dsp-lib-func.rst cd06293 remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 80cf3f0 Merge pull request Xilinx#186 from dbee/description-update 9b616f6 Merge pull request Xilinx#263 from gordono/next a9e3d98 Update dsp-lib-func.rst d624ce5 Update dsp-lib-func.rst 6dbde64 Merge pull request Xilinx#261 from mlechtan/next 126b271 Updating API reference calls to an updated FFT graph 7b023f2 Merge pull request Xilinx#260 from liyuanz/replace_cflags a845675 replace cflags with clflags 9984a20 Merge pull request Xilinx#259 from mlechtan/api_l2 95745e2 Merge pull request Xilinx#258 from mlechtan/next e41d620 Adding L2 api.json ba5216c Merge branch 'FaaSApps:next' into next a662f60 FFT graph updates. Consolidating on port_array usge. Tidy up, updating doxygen comments. f86c2c2 Merge pull request Xilinx#257 from mlechtan/next 2e52ee6 Adding graph_utils fe1cc93 Merge pull request Xilinx#254 from dbee/ssr-script-fix-for-int16 23a2b46 FIR's graph updates. Reworking conditional ports & arrays into a standarized manner. Consolidation on documenting template parameters for new features. Making unneccessary public members private. Tidy up, removing large sections of commented out code. d67e5cd Update dsp-lib-func.rst 424433c Merge branch 'FaaSApps:next' into description-update 11328fe int16 fix 36a296f Merge pull request Xilinx#253 from uvimalku/diff_tolerance 7d73404 merge with latest 0f29d61 Added cc_tolerance to diff.tcl and related json file changes bc634f1 Modify 1D FFT API (Xilinx#199) cc41c15 Merge pull request Xilinx#251 from gordono/new_fft_location_constraints 23b488a adding new fft location constraints cd062c8 Merge pull request Xilinx#250 from mlechtan/next ad8508e Update dsp-lib-func.rst f375729 Fix for FFT performance. Introducing secondary Radix4 pointer to ease compiler pipelining. b791ab5 Update dsp-lib-func.rst 69d9dba Update dsp-lib-func.rst a3b01cd Merge pull request #2 from FaaSApps/next 1e1fba1 Merge pull request Xilinx#249 from dbee/mat-mult-fixes 0d67c66 migrate from perforce c225563 Merge pull request Xilinx#247 from dbee/Adding-tests 93ce47b Oops, changed the wrong json file f167cb9 Merge pull request Xilinx#248 from gordono/next 25fdf11 Merge branch 'FaaSApps:next' into next 875f437 Add a higher factor fractional decimation rate eb8ab62 Merge pull request Xilinx#245 from mlechtan/next dc28578 Merge pull request Xilinx#246 from dbee/SSR-bugfix 797b972 Update index.rst 2d48bab Update conf.py f8dd2e9 fixes for correct number of samples in SSR configs 5d80254 Merge pull request Xilinx#14 from mlechtan/remove_batch_results 0d80bab Update dsp-lib-func.rst bbcb33e Delete L2/tests/aie/batch_results directory 2e936e4 FFT consolidation on ssr_split_zip script usage 27509fa Update api-reference.rst 93e3782 Update release.rst 84def6a Merge pull request #1 from FaaSApps/next 418800e Merge pull request Xilinx#244 from mlechtan/next 8265c9e Tweak for "large" fir testcase bd4673c Consolidating FIR testcases. 904922c Adding UPSHIFT_CT to status file befa514 Performance optimization with fixed register allocation 6c39d9e Fixing reference models interleave pattern, replacing multiple template specializations with std::conditionals. 2ede086 add ssr testcase back in 4d59816 Makefile changes for SSR param to be sent correctly 1f24739 Merge pull request Xilinx#239 from dbee/resampler-updates 9d2348c Remove duplicate defines 60f0dd5 Remove duplicate defines 8f56466 Update windowed cases to use reasonable window size e85bddc Merge pull request Xilinx#14 from FaaSApps/just-merge 21e62a7 Merge branch 'resampler-updates' into just-merge 160b153 Merge pull request Xilinx#240 from mlechtan/next 09f75f9 Regenerate Makefiles to pick up latest description.json updates dc8b174 Consolidating pre/post launch steps to use ssr_split_zip script. General tidy up in description.json. 880d71f Moving FIRs from simulation::platform to PLIO 0754e7b Merge pull request Xilinx#238 from mlechtan/next f5cd22f Replacing conditional port classes with std::conditional cc9e230 Makefile changes for resampler 6c16947 Adding deprecation notice e16863e Swapping widget's input interleave pattern to 128-bit 3548832 Deprecation warning for fractional interpolator d7d177e multiple data types with wndows and PLIO usage 842f4f3 Merge pull request Xilinx#237 from mlechtan/next d738bec Correcting reference model x86sim params b9ef36b Adding ssr_split_zip to description.json. a474093 Correcting x86sim output directories 663a68a Moving widget real2complex testbench to PLIO 58cad46 Moving widget to PLIO, plus description.json tidy up. 9f76490 Fix for multiple window output clones 5042c51 Merge pull request Xilinx#236 from mlechtan/next 276d835 Fixing x86sim output directory references 3d0db64 Updating x86sim with ssr_split_zip.pl dd57faf Merge branch 'next' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into next d3bb9cb Updating description.json with ssr_split_zip.pl script 5798311 Fixing undefined UUT_SSR fde989c Removing testcase that times out. 49f5aa2 Updating Makefiles with a fix for make all e7e5873 Updating gitignore with Work dirs. f103c17 Merge branch 'FaaSApps:next' into next 43eb65a Reducing single rate FIR coeff register usage slightly. a0ee243 Replace C restrict with C++ __restrict. Consolidation on inline. Tidy up 462b568 Remocing obsolete file. a6f9948 Fix for FFT's x86sim with multi-kernel designs. ff77188 Adding type support for DDS/Mixer 538d5ac Merge pull request Xilinx#234 from liyuanz/replace_blacklist d6a2ecd Merge pull request Xilinx#232 from mlechtan/next 9bbdf31 Merge pull request Xilinx#235 from uvimalku/Streaming_FIR_Decimate_Sym 235b6ae Added Streaming Interface to Fir Decimate Sym 51b2d03 Merge pull request Xilinx#233 from uvimalku/Streaming_Fir_Interpolate_Hb a70b033 replace whiltelist/blacklist to allowlist/blocklist 9485bb9 Modified Reference Model c7ac751 Remove PORT_AI template parameter for USE_CHAIN=1 8a6f469 Merge pull request Xilinx#221 from changg/fix_versal_trade c62d086 Merge pull request Xilinx#231 from mlechtan/example_makefile 5f87b58 Fix merge typo 427a554 Defining graph's iteration number, instead of relying on compiler option. 6786e21 FIR Resampler streaming architecture support for multi-kernel designs. 617a94b Adding Vitis compliant description.json and Makefile 6412a74 Merge pull request Xilinx#228 from liyuanz/next 5a10251 increase time b882e76 Added Streaming Interface to Fir Interpolate Hb a80694a Merge pull request Xilinx#226 from uvimalku/next 4c50021 Added Tests for Streaming Interface to Fir Interpolate Asym 7a59062 Added Streaming Interface to Fir Interpolate Asym 33404f7 Merge pull request Xilinx#225 from mlechtan/next 4728288 Removing misconstructed sim_option fb4027e Merge pull request Xilinx#12 from mlechtan/description_update_adl_722 2a9363a Merge branch 'next' into description_update_adl_722 30df1bf Adding extra parameters to Makefile, plus tidy up. Removing obsolete options. 6dafb64 Merge pull request Xilinx#223 from dbee/fir_sr_asym-dual-stream-bugfix 3f5112c Merge pull request Xilinx#224 from uvimalku/next 378f0c1 Stop using max function which is problematic vs tcl version 2a4235b Bug fixes regarding dual stream in/output fbbf5c5 Added Streaming Interfaces to Fir Decimate Hb 198e330 Merge pull request Xilinx#222 from dbee/fir_sr_asym-ssr-updates 4f30e50 avoid permissions issues on split_zip by calling perl 7d13bc7 DDS Platform change and FIR SSR convention naming change (dual ports) d1b6209 Update script calls with SSR and have defult SSR on all FIRs afd903f add ssr testcase 85d93ec Intended makefile changes for SSR e095968 Initial updates direct from perforce - without makefile enable yet 5aace4d Merge pull request Xilinx#13 from FaaSApps/next 33eb2cc replace Versal |trade| with Versal |reg| in the RST file cdfadd9 Merge pull request Xilinx#218 from mlechtan/next 53b9738 Removing "main:noodle.optim.olbb=20" from compilation. Plus, regen Makefile. 084f734 Adding --stop-on-deadlock option to x86sim run. aa65af3 Fix for PLIO input gen when data type > 32-bit c76c3af Adding FIR resampler streaming architecture. 5ff150c Merge pull request Xilinx#216 from changg/fix_versal_hwemu 59cb206 fix 44b10ef Align the way of using disble_auto_rewind config (Xilinx#215) 4d43ba2 Merge pull request Xilinx#213 from liyuanz/next c5b8f64 update Makefile 1722e3f Merge pull request Xilinx#212 from liyuanz/replace_targets 2350610 update targes e5aab14 Merge pull request Xilinx#211 from mlechtan/next 509da5d Tidy up of tcl scripts. ddd6f4d Merge pull request Xilinx#11 from FaaSApps/next b8af65d Merge pull request Xilinx#209 from mlechtan/next 3738669 Regen Makefile bf5cd08 Extending stack allocation to accomodate FIR lengths up to 2k. 7650c6a Adding support architecture for streaming interfaces to FIR Resampler. c35dafb Merge pull request Xilinx#208 from mlechtan/next ec856bb Merge pull request Xilinx#11 from FaaSApps/next 9bce9fe Fixing clang-formatting 32f891c Adding PATTERN parameter to widget tests, plus a new testcase. a599c22 Merge pull request Xilinx#207 from mlechtan/next 7e2f50f Updating gen_input's argument list with data type distinction f9e4108 Merge branch 'next' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into next 139124c Removing obsolete --device option. Regenerating Makefiles + utils.mk c60355a Merge pull request Xilinx#203 from mlechtan/next 48863ed Merge branch 'next' into next 5f243ee Typo fix 5fbc0a5 Merge pull request Xilinx#204 from mlechtan/fir_decimate_asym 7fae79d Fixing args list passed to pre/post build stages. fdd5bf4 Switch input generation to 32-bit PLIO format e60f0fa Merge branch 'fir_decimate_asym' of https://gitenterprise.xilinx.com/mlechtan/xf_dsp into fir_decimate_asym d91beb7 Adding input file parameters 5904744 Temporarily re-adding until Resampler FIR merged 35a6d15 Typo fix 7c0abd8 Adding streaming architecture to FIR Decimate Asym a23d4dd Replacing location constraint define macro with constexpr condition. 9993dd3 Adding API_IO and PARALLEL_POWER parameters. Updating FFT TB to use PLIO class, instead of depreceted simulation::platform. 46d9213 Streaming write/read functions overloads added with references to low-level intrinsics, to allow parallel operations on 2 streams. Widget updates to use the paralleled functions. f1bf044 Correcting r2comb twiddle table size. Changing SSR format out of FFT to sample-wise Addition of multiple frames per window in SSR. Also, rejig of ref model to use samplewise ssr. 86891b3 update mk for aws board farm running (Xilinx#202) f609d21 remove redundant test case in 1D-FFT (Xilinx#196) 873c6d6 Merge pull request Xilinx#193 from mlechtan/next f6cfb8c Adding testcases for recently added features. e74a746 Fix for CR-1117090 (Xilinx#192) 55820ee Merge pull request Xilinx#190 from mlechtan/next 69b963c Adding PORT_API define macro default. 11067ab Performance boost for stream architecture of single rate FIR. Adding support for cint32/cint32. 74caa4d Adding define macro for inline/noinline. e602429 Extending supported range of FIR length up to 8k (max length depends on data/coeff combo and window size)., Available on single rate FIRs and Decimators. 65285d0 Merge pull request Xilinx#9 from FaaSApps/next 3bf60f0 Fix interface pragma typos (Xilinx#189) 679be2c Removing xchss noodle olbb option, to fix "no valid patterns for 'store(WSSMEM_tlast[t01u], w32)'" 1fbe017 Fix fir single rate symmetric FIR multiple output streams. 40959bb Fix for single rate symmetric FIR simulation hang with reloadable coeffs. 1d77f3b Merge pull request Xilinx#10 from dbee/next 0a6b029 update file source list to include kernel source code for caseFilter 75b2924 Merge pull request Xilinx#9 from FaaSApps/next 5741502 Merge pull request Xilinx#185 from dbee/dds_mixer_ssr 13cf02e change 2021.2_stable_latest to 2022.1_stable_latest 327bc39 update harvesting scripts for DDS SSR b600834 adding tests to use new features c37337f Fix for "no valid patterns for 'store(WSSMEM_tlast[t01u], w32)'" 37c91ab intended makefile changes bbba3a1 ssr changes initial commit 09890d4 Merge pull request Xilinx#8 from FaaSApps/next Co-authored-by: sdausr <[email protected]>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
6dfe46d Merge pull request Xilinx#344 from changg/fix_cr1128852 90e6901 fix CR-1128852 8d372c8 Merge pull request Xilinx#342 from Zhenhong/next 415b846 Merge pull request Xilinx#341 from sibow/next 4f1a8a2 change platform for L2 and L1 e7fd42b add result check 76ef1f8 update overview 34d4e0b update overview 75b958d Merge pull request Xilinx#337 from Zhenhong/next 5ece73d update tutorial b51d442 Merge pull request Xilinx#336 from Zhenhong/next c69f5e8 update readme and release notes ed1f6d8 Merge pull request Xilinx#335 from Zhenhong/next f92f99a fix wrong connectivity (Xilinx#334) 58e50b7 disable vck190 platform in regression/linearRegressionSGDTrain and clustering/kmeans due to timming issue b3d348a Merge pull request Xilinx#332 from Zhenhong/next a9a863d Merge remote-tracking branch 'upstream/next' into next db29e29 update Makefile to fix missing LD_LIBRARY_PATH in hw issue(CR-1128335) a311d95 Merge pull request Xilinx#317 from shengl/next-tutorial a3cb814 Merge pull request Xilinx#330 from shengl/next-fix-CR-1127528 b1a5fe2 Update demo_start.py 07c8b6e Update demo_start.py ffdff1e fix golden value check ae2248e � 8ff83eb Fix u50build crs (Xilinx#329) b648d94 fix hw build and host error (Xilinx#328) be919b6 fix error in gradient calculation (Xilinx#327) e0f566a Merge pull request Xilinx#323 from shengl/next-revert 70f5d4f Merge pull request Xilinx#325 from shengl/next-fix-CR-1127528 48dca5d Merge pull request Xilinx#321 from sibow/next 5273d05 fix cr ef1cd05 add explaination for number of csv parser d632218 revert utils.mk edb864e Merge pull request Xilinx#322 from Zhenhong/next 95bd3e7 knn documentations 2394aef add description for template parameter api.json 023f27c Merge pull request Xilinx#320 from Zhenhong/next 91508cd Merge pull request Xilinx#316 from shengl/next-strtree-doc 0a310c8 fix typo error in api description 64749d3 Merge pull request Xilinx#319 from shengl/next-revert 17c11ee Merge pull request Xilinx#318 from Zhenhong/next 4a3b507 not support auto update Makefile, fix CR-1127263 45ef55d revert Makefile (cannot auto update) 6ba3c88 clang_format b616e26 Merge remote-tracking branch 'upstream/next' into next c201b4c remove etl info 669e7d3 add strtree doc d615946 clarify the csv scanner kernel 33bdfd2 Merge pull request Xilinx#314 from yuanqian/update 809422e Merge pull request Xilinx#309 from shengl/next-tutorial 7501cf3 fix spell errors 3971884 update tutorial.rst ef4521d update Makefile 46a4e0a Merge pull request Xilinx#313 from tuol/fix_cr_1122544 f2da6d5 update tutorial.rst 471d729 update connectivity 1cf1121 update connectivity 85e3273 Merge pull request Xilinx#312 from leol/fix-seg-fault 2cfe7e8 Fix seg-fault issue in regex (L3 SC) 6ed24d7 Merge pull request Xilinx#311 from yuanqian/next 528502f Merge pull request Xilinx#310 from shengl/next-fix-cr-22p1 e7900ac update description and Makefile f81cde6 Fix bugs caused by changes in u250 resource distribution 570869a remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 c9ce4cb Merge remote-tracking branch 'upstream/next' into next c4f681d Revert "remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831" 205d4ba remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 80828e7 fix cr, not meet timing 1e6c956 add tutorial.rst for library 9d16cfd replace cflags with clflags (Xilinx#308) f9271b9 Merge pull request Xilinx#278 from shengl/next-geospatial 2bdf9bf update Makefile b87a182 move swig & arrow build file to ext folder b2eb439 Merge pull request Xilinx#306 from Zhenhong/next 0b2fad4 fix CR-1122218 8417203 conv fix (Xilinx#305) a583923 Merge pull request Xilinx#304 from Zhenhong/next fdeaea8 decrease clock frequency from 300MHz to 250MHz 23fab12 fix design not meet timing issue CR-1123916 f9dc2c9 reduce instance to fix partially-conflicted nets issue CR-1123132 94957b6 modify size ca88eab Merge pull request Xilinx#301 from liyuanz/add_time 343bb50 modfiy description.json ded4f92 add dat folder a5a06ba adjust file location 16eb6fc remove cmake install f0799d7 Merge pull request Xilinx#302 from sibow/next 5bc5688 fix code bug 53d611d free buffer 92c937f fix hw_emu bug 5035336 fix hw_emu build bug 736cba4 multithread execute data preparation and kernel computation 8b38898 re-run bd029af add time 96cfe05 Merge branch 'next' into next-geospatial bb391ad add database to Jenkinsfile 697e10a change to load-balance; fix 4/8 pu hang issue. 249622a fix swig install bug in jks 1338bc1 add namespace ce27c16 test jks env 4a31247 test jks 0c6f5ba test jks env e4c8f84 update 154dae3 update env e23ad93 install swig c36c578 update 60e69e7 optimize gcc 0e7170a Merge pull request Xilinx#299 from sibow/next 48eaddb Merge pull request Xilinx#300 from liyuanz/increase cf41987 Merge pull request Xilinx#295 from leol/fix-CR-1122134 224cb86 add geospatial case with supporting system compiler 1cca005 update cmodel case 977f483 increase time cf95f3c support index in kernel 177d7d2 fix bug in handling '\n' 18e5404 switch python e0b2afb replace whiltelist/blacklist to allowlist/blocklist (Xilinx#298) 25e9717 add memory/time for mem/time limit cases (Xilinx#297) 4c5d118 add memory (Xilinx#296) 52ca339 Fix for linking error found in daily regression 29a7c28 Merge pull request Xilinx#289 from sibow/next 5437f3d split file into blocks 8317d90 add support for u2 ff354b8 rm L1 implementations a04014e Merge branch 'next' of gitenterprise.xilinx.com:FaaSApps/xf_DataAnalytics into next ecebfb6 add L2 kernel, change platform setting 813d32b Merge pull request Xilinx#293 from changg/fix_scs fbec276 Merge pull request Xilinx#291 from leol/smartssd-m1 0349d34 increase time (Xilinx#292) 0409239 update L1 input point 57cefc7 Switch ref-code from master to next as they are the same 02a90ba change graph branch bd9f735 update L1 case include path 7c6dfd8 update upstream dependency 0183f2b clang format 51e2354 Merge branch 'knn_dev' into next Add knn L1/L2 apis 1ec4da8 change test data 6d344a8 add test data 3632375 change preprocess mode 9b36766 sort ascending 4d11300 Fix the csim/cosim mismatch as uninitilized mem (Xilinx#287) 5f746c7 fix makefiles 96a0ea2 fix --sp tag issue for Gradient_Boosted_Tree_Regression (Xilinx#288) cd3ba53 2pu hw validated e3c2c5d Merge pull request Xilinx#281 from leol/smartssd-m1 289b241 update Makefile and utils.mk (Xilinx#284) 7dced4c Update upstream dependencies in Jenkinsfile for using xf_compression/xf_security primitives 259e131 Rename files + add namespace 8bce1c5 Re-org/add namespace/polishing for L3 Gunzip + CSV c6ea1b7 update targes (Xilinx#285) 0ae7da4 pass hls cosim; pass sw_emu 014fc78 Revise Copyright for df_utils.hpp in L1 99dc30f Split CSV parser of Samsung PoC Alpha as overloaded primitive to L1 064bff9 cosim pass: add array size, stream depth and flp 518b0c3 Remove redundant C_MODEL flow files + Add comments 2ba5f61 Copyright for all files ralated to Gunzip+CSV e40f678 Regression test settings for gunzip+csv 2df3733 Clang format for both 3.9.0 and 8.0.0 7ca6cbd Regenerate Makefile using updated sc-makefile-gen dc8ce36 draft metadata files (Xilinx#282) bc859ff Remove C & OCL flows in Gunzip+CSV 5da5a7a Clang format Gunzip+CSV kernel files 3f08666 Clang format Gunzip+CSV related files 4681ffa Fix the open file out-of-bound issue in Gunzip+CSV 41ce5bf Add Q6 test to host 9dda3d3 Gunzip+CSV parser from SmartSSD M1 537063e add index in schema, avoid output out-of-order issue. 8e5f0f6 add distance and insert top k 7712df1 csv parser with demo data; csim pass 969e42d Merge pull request Xilinx#279 from changg/aws-support 389ece4 fix parquet write 33faf31 aws support 7734c35 standardization e5cce67 update Makefile de9ef99 add python 1ca474c gcc path 0dd03ab gcc cafaa4e update arrow_env.sh 2a21f10 Specify g++ version 56c2045 update Makefile 558e50a update Makefile 3233b2c update Makefie 83489d9 fix json bug a6986e1 fix json bug 8a3037f modify Makefile d716c73 add test date b16d689 optimize contains_test ccfac42 add first version of contains 43e86fb Add fix for CR-1115640 (Xilinx#272) 84d8b26 Merge pull request Xilinx#271 from xingw/json_parser 97aa786 change 2021.2_stable_latest to 2022.1_stable_latest 15998a2 Code clean b1c61a3 Clean the code ddb8329 Cosim passed with 2/4/8 PU setting 9897a93 Correct the pragma 00463f1 Add json parser API, CSIM passed 415f4fc Clean the unused structs a99edd0 add benchmark in subpage after move benchmark.rst to parent dir 242a872 fix https://jira.xilinx.com/browse/CR-1101226 af4255a Merge remote-tracking branch 'upstream/next' into next sync 3bcc4ef Merge remote-tracking branch 'upstream/next' into next sync 859bdfd Merge remote-tracking branch 'upstream/next' into next sync 70f0997 Merge pull request #1 from yuanqian/benchmark_1 a359309 fix conflict ef5761e Merge pull request Xilinx#19 from tuol/next 2a306c9 update Jenkinsfile and description.json 2a6c4a4 Merge pull request Xilinx#15 from tuol/next Co-authored-by: sdausr <[email protected]>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
ceb5a5e Merge pull request Xilinx#311 from nvunnam/next f433531 Merge pull request Xilinx#312 from srujanam/next 93704ad Update README.md 12cc4c6 Update README.md fe96b48 Update tutorial.rst 2d507b1 Merge pull request Xilinx#315 from gouthamb/next b7bf2d0 Added tutorial image 76029df Update tutorial.rst 26a3421 Merge pull request Xilinx#314 from gouthamb/next 77ad0f0 Added doc images 502a613 Merge pull request Xilinx#313 from gouthamb/next 3660db9 tutorial images added 87b9c3a Update tutorial.rst 07f8385 [L2][AIE] applied clang format 230b6a2 xf_structs.hpp updated 7ea6a91 [L2][AIE][DEMOSAIC] data/* changes 4bf1e6d [L2][AIE] data/* graph changes and [IMGPROC] changes 2998820 Merge pull request Xilinx#310 from kaushalk/next b04308e opencv error issue resolved 1bfa310 Merge pull request Xilinx#306 from kaushalk/next 8f355c3 Merge pull request Xilinx#307 from maheshm/next b9fea1c unknown fields removed 9aa4656 makefile updated 1cbeeea unknown fields removed b9a565c Merge pull request Xilinx#304 from kaushalk/next 50784d7 unknown fields removed 1e8e541 Merge pull request Xilinx#302 from srujanam/next 2ffb9a7 Merge pull request Xilinx#303 from gouthamb/next 2cb63df Update doc files 1832231 name update 93bb574 Update README.md 02d8ae2 Merge pull request Xilinx#301 from nvunnam/next 5168e8c Merge pull request Xilinx#300 from liyuanz/next eddf548 modified 2 L1/include/aie files f545193 move xrt_cxxflags 7b46508 Merge pull request Xilinx#280 from maheshm/next 552ed92 Update design-examples.rst 6b962be Update releasenotesxfopencv.rst f96bd38 Update README.md 28c2780 Merge pull request Xilinx#299 from gouthamb/next eac1103 Doc update 3d2d5fc clag format applied 68f7f88 Merge pull request Xilinx#297 from gouthamb/next 4319ed6 clang-format applied 3d3c38c xf_struct.h file updated 769efdc Fix for GitHub issue 126 c3ec942 Fix errors 12e3a0a Updated RGBIR 7410bc2 Merge pull request Xilinx#296 from gouthamb/next b18b193 Fix for CR-1128138 63d5053 Roll back kalmanfilter changes 61a3e39 Merge pull request Xilinx#291 from kaushalk/next 3bf7ab3 flag added 392828c Image path modified fc67d8b Image path modified 32f5019 Merge pull request Xilinx#287 from srujanam/next 4b50178 Merge pull request Xilinx#289 from nvunnam/next 03cd6ae Merge pull request Xilinx#288 from gouthamb/next 41a95a9 Merge pull request Xilinx#290 from mounikag/next a584754 updated input textfiles dcdbbe8 updated input textfiles d90f19e updated RTL DM xo's 49a992c Merge remote-tracking branch 'upstream/next' into next 71261fa Fixed gamma correction CR 629f691 Sync 6f0bfed isp_config params updated 04be4be removed script dir & added json file 398f4d4 removed cript dir & added json file 55f7b96 Merge pull request Xilinx#270 from shaikr/next eff4b05 Merge pull request Xilinx#284 from kaushalk/next f11d4e7 Merge branch 'next' into next 77c0a3b added tutorial 037846f U50 added in blocklist cac028a updated tb & utility file 8f7b4fc Merge pull request Xilinx#285 from akashsun/next 413ab8a U50 added in blocklist c169dcd added objdet lib for hog related files cdfa39b updated tb & utility file 0f6be30 Merge pull request Xilinx#279 from srujanam/next abd3b46 Freq reduced c56d9dd Merge pull request Xilinx#281 from kaushalk/next bdb248b aie/common path added cb8293a MedianBlur hpp file updated 8189316 Opencv Check added f9379b9 Merge pull request Xilinx#276 from kaushalk/next b9534c5 TVL1 added e3791db custom_bgr2y8 function added 394ba48 isp_multistream pipeline added dee03b7 updated json file 28b9063 Json update 262f77d Makefile update 89f05c1 Print input image attributes b630552 Json & Makefile update 66b7776 Json & Makefile update 15ad45f Makefile update 52a11a8 Json & Makefile update 041d365 modified folder name 3449266 Merge pull request Xilinx#278 from changg/fix_json dfa0aa8 Reduced freq for edge 590ea6e Merge pull request Xilinx#275 from gouthamb/next 0a7b3cc remove deprecated keywords 0780ed0 Profiling added 6613c4b All API Json file eb71de3 deleted json files bdd210e Makefile update 9061dcd CR 1119686 fix ccbda73 Merge pull request Xilinx#271 from kaushalk/next 1847d44 Updated Api spec json files ec6c2b5 deleted meta folder 9a5eab3 reference code added f175938 Api json files 34e8460 Merge pull request Xilinx#266 from gouthamb/next e03d07d Moved Unroll inside loop ba26701 Applied Clang format 3b5e826 Merge pull request Xilinx#267 from kaushalk/next 079c265 reduced input size 27d2b74 Fix for CRs: 1122594, 1119686, 1118324 288044e Merge pull request Xilinx#262 from srujanam/next 9b80181 Merge pull request Xilinx#263 from yuanqian/next 702985f remove email from Jenkinsfile:https://jira.xilinx.com/browse/CR-1124831 ba82651 Makefile updated 39a9aab Merge pull request Xilinx#261 from kaushalk/next ed4d610 removed non-existing input data 7caad07 unknown field frequency removed 079d514 clang formatted 88829ea added rotate function 1a20265 Merge pull request Xilinx#258 from kaushalk/next be746f4 Print NPC 8a1e7b9 build path added ebf1c87 Merge branch 'FaaSApps:next' into next c3a0532 Makefile update f8271eb Print input attributes and NPC 108a533 Merge branch 'next' of https://gitenterprise.xilinx.com/kaushalk/xf_opencv into next a8efadb Print input attributes and NPC acbabcc Merge pull request Xilinx#249 from nvunnam/next 63ec84e Merge pull request Xilinx#257 from maheshm/next 3685bb1 commented writeMatRowsRGBA16 function 181a643 Merge pull request Xilinx#252 from kaushalk/next 841ad0b Merge branch 'next' into next ff1ba2c xf_structs.hpp updated a1a48b9 added rotate function e9fd922 clang formatted 3bc2eb0 Merge pull request Xilinx#254 from liyuanz/replace_blacklist e97bfae replace whiltelist/blacklist to allowlist/blocklist 92683ec clang formatted 3a082f8 Merge pull request Xilinx#244 from giorgiob/next 079dd48 Merge pull request Xilinx#250 from kaushalk/next de58ff0 added ssim cref 18859da added ssim cref 8781530 Merge pull request Xilinx#245 from liyuanz/next b0f334b Merge pull request Xilinx#247 from liyuanz/replace_targets 0cb72fa NPC2 & NPC8 testcases added 3b2a0eb Merge branch 'FaaSApps:next' into next ad13a79 modified RTL-DM related files 76ebbe9 update targes 7d3e16f Merge pull request Xilinx#246 from rgoel/next 05b9b5d Removing TCL as this is not needed with 2022.1 software 5ed3d95 update ee40234 update 2c58c08 update Makefile and utils.mk c94cd33 typo definations 10f9448 added rotate function b9d0ae2 Merge pull request Xilinx#241 from rgoel/next be7be7e Fixing HW emu issue 00094b7 Merge pull request Xilinx#239 from rgoel/next 7503448 Fixing typo in error message printing f3369c8 Merge pull request Xilinx#237 from rgoel/next e23a889 Updating Demosaic with new programming methods. Adding tiler stitcher based test using 4 cores 95329ee Merge pull request Xilinx#236 from maheshm/next 7ef76d0 updated xf_struct,hpp 89310c7 Merge pull request Xilinx#235 from kaushalk/next 3fd9010 Updated accel name 4cbea8b removed unknown files b94fec5 pass string added 6707710 Merge pull request Xilinx#234 from FaaSApps/revert-231-revert-227-next 7f2ef6b Revert "Revert "Demosaic on AIE"" 70fdee5 change 2021.2_stable_latest to 2022.1_stable_latest 34cafb0 Merge pull request Xilinx#231 from FaaSApps/revert-227-next 3784c37 Revert "Demosaic on AIE" 44345c3 Merge pull request Xilinx#230 from kaushalk/next 2db888e Merge pull request Xilinx#227 from rgoel/next 14144a5 timimg ignore flag added 7648aee Updating tests for demosaic with smaller data set and adding a performance optimization in kernel b78ec94 Update README.md 0a86013 Update README.md c164968 Update README.md b0df652 Update README.md 153786f Update README.md 35122d5 Update README.md 463cfba Update and rename Readme.txt to README.md f7faf72 Update README.md 33d0cc9 Merge pull request Xilinx#229 from pvunnam/next dc9593d Gaussian fix de03361 Merge pull request Xilinx#223 from nkpavan/next f51ffd4 Adding overlap edits to meta data for RGBA deemosaic fdeb390 [AIE PREPROCESS] modified err checking code and added default sat mode a0829c5 Demosaic on AIE ea71f6c [AIE PP] changed the Mat datatype f9039b8 added f2d L3 rst file 4ca1621 added aie dnn src 936eb0d added preprocess a0976dd deleted blobfromimage Co-authored-by: sdausr <[email protected]>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
c6db803 Merge pull request Xilinx#301 from liyuanz/reduce_m 048e032 update 6a12ced Merge pull request Xilinx#300 from liyuanz/add_mem 5d2bd9f update ffe3549 update efa0110 Merge pull request Xilinx#298 from liyuanz/next 79c4e3a Merge pull request Xilinx#299 from changg/fix_meta 4a9193f fix meta 1fdfd6e fix meta 1ccf7f2 update 6cf1e80 add mem e4880e1 add mem bc5704d change 2022.2_stable_latest to 2023.1_stable_latest Co-authored-by: sdausr <[email protected]>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
38ee42e Merge pull request Xilinx#301 from liyuanz/add_mem 053b333 add mem 4a4e40a Merge pull request Xilinx#300 from liyuanz/next 9b87b63 update 64fa115 Merge pull request Xilinx#299 from liyuanz/next 18c6f97 update Co-authored-by: sdausr <[email protected]>
CRTejaswi
pushed a commit
to CRTejaswi/amd-vitis
that referenced
this issue
Oct 3, 2023
fb2f08e Merge pull request Xilinx#310 from yuxiangz/encode_mode 572425a update results 8272b1f Merge pull request Xilinx#309 from yuxiangz/encode_mode 34a73a5 update results 3df41ed Merge pull request Xilinx#308 from yuxiangz/encode_mode f546bf9 update qei 4ca3e0c update encode type for doc e350a16 Merge pull request Xilinx#306 from congt/next ced7186 [tutorial]correct git checkout next position 15c8bbf [tutorial] add git checkout next b66a84e Merge pull request Xilinx#305 from congt/next 764b078 [foc-sensorless]align with foc, testbench refine 9cefa00 Merge pull request Xilinx#304 from yunleiz/next 4578eab [doc] sensor foc refine 70c1748 Merge branch 'next' of gitenterprise.xilinx.com:FaaSApps/xf_motorcontrol into next 072b954 [doc]refine foc cee5e77 Merge pull request Xilinx#303 from congt/next 620e10e [tutorial]fix path ba2c022 Merge branch 'next' of https://gitenterprise.xilinx.com/congt/xf_motorcontrol into next b6ed77c [foc-sensorless]fix bug about axis interfaces 5288f36 Merge branch 'FaaSApps:next' into next 62a4976 [tutorial]rm useless dirctory 15179fc Merge pull request Xilinx#302 from congt/next 42a5002 Merge pull request Xilinx#301 from yunleiz/next 64c22a6 Merge pull request Xilinx#300 from yuxiangz/explanation 22ed83f [tutorial]first version 7d5ad26 [sensor] refine sin/cos table from 500 steps to 1000 35ce325 clang formate for host 179dcd5 fix the dir explanation 9749f1c Refined the B_leading_A for host and added an enum Direction_QEI 78979a9 Merge pull request Xilinx#299 from yuxiangz/leading_mode f7b3a73 update leading mode for host 8e42089 add default setting of leading mode 8b603f7 Merge pull request Xilinx#297 from congt/next f312213 [foc-sensorless]code refine 37c14e1 Merge branch 'FaaSApps:next' into next f7cd92d [foc-sensorless]add missing foc_sensorless.hpp and smo.hpp files b58a312 [foc-sensorless]three interfaces of Vabc for smo added 01ae670 [foc-sensorless]coding style 54aa881 Merge branch 'next' of https://gitenterprise.xilinx.com/congt/xf_motorcontrol into next 6a846e2 [foc-sensorless]fix the axilite address mismatch 590f7c3 Merge pull request Xilinx#296 from yunleiz/next 2311560 [sensor-foc] add both directions simulation test Co-authored-by: sdausr <[email protected]>
|
Fix was updated as per the last post. Closing the issue as there are no further queries. Thanks |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
I move the "Vitis_Libraries" to "Hardware_Acceleration/Introduction/design_source/hw_src/" and executed the "make" command. Then the error occurs：
ERROR: [v++ 207-3334] no matching function for call to 'resize' (/home/foxken_zxl/Vitis-Tutorials/Hardware_Acceleration/Introduction/design_source/hw_src/resize_rgb.cpp:77:9)
I did not change any code，so how do I solve my problem?
Thanks！
The text was updated successfully, but these errors were encountered: