pipeline-based processor simualtion with VHDL language, that contains five processing stages:
- Fetch Stage
- Decode Stage
- Execute Stage
- Memory Stage
- Write Back Stage
The initial diagram that changed a lot further 😅
Using modelsim
-
Notifications
You must be signed in to change notification settings - Fork 0
Omar-ahmed314/Pipelined-processor
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Five stages pipeline-processor CMP Core i(-1)
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published