Skip to content
Juan Gonzalez-Gomez edited this page Apr 2, 2024 · 3 revisions

Contents

Usage

apio lint [OPTIONS]

Description

Lint the verilog code. It is agnostic of the FPGA. It does not use the constraints files (.pcf,.lpf)

Options

Flag Long Flag Description
-a --all Enable all warnings, including code style warnings
-t --top Set top module
--nowarn Disable all style warnings
--warn Enable specific warning(s)
-p --project-dir Set the target directory for the project

Examples

1. Lint the ledon example

apio lint


Clone this wiki locally