Merge pull request #344 from zapta/develop

Apio verify/lint commands now process also all the testbench files.
FPGAwars · Feb 21, 2024 · 99f0ee1 · 99f0ee1
2 parents f95fda1 + 8407808
commit 99f0ee1
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 4 deletions.
diff --git a/apio/resources/ecp5/SConstruct b/apio/resources/ecp5/SConstruct
@@ -220,7 +220,7 @@ vcd = Builder(
 env.Append(BUILDERS={'IVerilog': iverilog, 'VCD': vcd})
 
 # --- Verify
-vout = env.IVerilog(TARGET, src_synth)
+vout = env.IVerilog(TARGET, src_synth + list_tb)
 
 verify = env.Alias('verify', vout)
 AlwaysBuild(verify)
@@ -249,7 +249,7 @@ verilator = Builder(
 env.Append(BUILDERS={'Verilator': verilator})
 
 # --- Lint
-lout = env.Verilator(TARGET, src_synth)
+lout = env.Verilator(TARGET, src_synth + list_tb)
 
 lint = env.Alias('lint', lout)
 AlwaysBuild(lint)

diff --git a/apio/resources/ice40/SConstruct b/apio/resources/ice40/SConstruct
@@ -225,7 +225,7 @@ vcd = Builder(
 env.Append(BUILDERS={'IVerilog': iverilog, 'VCD': vcd})
 
 # --- Verify
-vout = env.IVerilog(TARGET, src_synth)
+vout = env.IVerilog(TARGET, src_synth + list_tb)
 
 verify = env.Alias('verify', vout)
 AlwaysBuild(verify)
@@ -253,7 +253,7 @@ verilator = Builder(
 env.Append(BUILDERS={'Verilator': verilator})
 
 # --- Lint
-lout = env.Verilator(TARGET, src_synth)
+lout = env.Verilator(TARGET, src_synth + list_tb)
 
 lint = env.Alias('lint', lout)
 AlwaysBuild(lint)