Skip to content

Commit

Permalink
Upgrade 2020.1
Browse files Browse the repository at this point in the history
  • Loading branch information
Ibraim committed Aug 4, 2020
1 parent b680ad8 commit a16b7b3
Show file tree
Hide file tree
Showing 4 changed files with 269 additions and 12 deletions.
22 changes: 16 additions & 6 deletions project_info.tcl
Original file line number Diff line number Diff line change
@@ -1,9 +1,19 @@
# This is an automatically generated file used by digilent_vivado_checkout.tcl to set project options
proc set_digilent_project_properties {proj_name} {
proc set_project_properties_post_create_project {proj_name} {
set project_obj [get_projects $proj_name]
set_property "part" "xc7s25csga324-1" $project_obj
set_property "board_part" "digilentinc.com:arty-s7-25:part0:1.0" $project_obj
set_property "default_lib" "xil_defaultlib" $project_obj
set_property "simulator_language" "Mixed" $project_obj
set_property "target_language" "Verilog" $project_obj
set_property "part" "xc7s25csga324-1" $project_obj
set_property "board_part" "digilentinc.com:arty-s7-25:part0:1.0" $project_obj
set_property "default_lib" "xil_defaultlib" $project_obj
set_property "simulator_language" "Mixed" $project_obj
set_property "target_language" "Verilog" $project_obj
}

proc set_project_properties_pre_add_repo {proj_name} {
set project_obj [get_projects $proj_name]
# default nothing
}

proc set_project_properties_post_create_runs {proj_name} {
set project_obj [get_projects $proj_name]
# default nothing
}
Loading

0 comments on commit a16b7b3

Please sign in to comment.