by Biliouri Victoria, Karamellios Sotirios
Functional simulation and implementation of a Gray Counter in Verilog. The project is divided in 8 steps.
-
Notifications
You must be signed in to change notification settings - Fork 1
BiliouriV/Gray-Counter-FPGA
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published