-
Notifications
You must be signed in to change notification settings - Fork 298
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
How to correctly setup vortex software after synthesis for Xilinx FPGA? #230
Comments
Hi, those docs may be slightly out of date -- You can take a look at my instructions for fpga syn on my fork Note: There is a bug that we have not solved yet meaning that you need to run the synthesis makefile in the root of the project not the build folder. The link I shared above, mentions this as well as how to work around it. As long as you read all the steps carefully, the bitstream generation should work for you. If you have any questions, feel free to follow up here! |
Thanks for your quick answer! Well, it seems I understood original instruction correctly and did almost everything as you advise. Though original instruction doesn't say to insert
Without |
That is interesting, for our systems Can I ask a few questions about your setup?
|
In addition to my issue, today I have programmed my FPGA with 2-cored vortex, but faced another problem when running
And again, |
Thank you for the info! Glad that you resolved the Here is an example
I have seen that issue before, but I forget exactly how I resolved it. Is your branch pulled upto date? I think that fixed it for me Yes, I took a look at #232, however it's slightly out of my domain at the moment. I need to read more into it, but in the mean time I can ask my labmates |
Thank you for your reply. I will try to configure vortex using the command you provided tomorrow. It's a shame I didn't try to use CONFIGS parameter for that earlier. My branch is, indeed, out of date. I will try updating it and see if I face this problem again. I am very grateful for your help. If there is an opportunity, please ask your labmates. |
In https://github.com/vortexgpgpu/vortex/blob/master/docs/fpga_setup.md, there's no information on how to build xrt driver and runtime after synthesis on Xilinx FPGA. Without doing so, when trying to run the tests, the following error is shown:
libvortex.a: No such file or directory
It seems to work if I do
$ make software
from vortex/build, but I'm not sure if it is correct, because no xrt driver or runtime is built there.Also, simple
$ make build
seems to lead to incorrect results, because, after following instruction on synthesis from document above (synthesized vortex with 2 cores), building with$ make build
and running test using following command:user4ferrum@ferrum:~/Vlasenco/1/vortex/build$ FPGA_BIN_DIR=/home/user4ferrum/Vlasenco/1/vortex/hw/syn/xilinx/xrt/05_02_2025_xilinx_u50_gen3x16_xdma_5_202210_1_hw/bin TARGET=hw PLATFORM=xilinx_u50_gen3x16_xdma_5_202210_1 ./ci/blackbox.sh --driver=xrt --app=kernel1 --args=-n4096
Where kernel1 is simple matrix multiplication, the following output is shown (suspicious part is in bold):
Running: make -C ./ci/../runtime/xrt > /dev/null
Running: OPTS="-n4096" make -C ./ci/../tests/opencl/kernel1 run-xrt
make: Entering directory '/home/user4ferrum/Vlasenco/1/vortex/build/tests/opencl/kernel1'
...
CONFIGS: num_threads=4, num_warps=4, num_cores=1, num_clusters=1, socket_size=1, local_mem_base=0x1ffff0000, num_barriers=2
...
It looks like default configuration when running under rtl/simx simulation, and the command above takes very long to execute. My hunch is that it somehow messes up simulation and execution on FPGA. Additionally, with
$ make software
this line in bold isn't shown and execution is much faster. Could you please tell me if$ make software
is the correct way to setup execution on FPGA (though xrt driver and runtime are not built by it), and if not, which command should one use?The text was updated successfully, but these errors were encountered: