forked from yuri-panchul/basics-graphics-music
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathcycloneIII_3c120_dev_ddr.qsf
193 lines (190 loc) · 9.19 KB
/
cycloneIII_3c120_dev_ddr.qsf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
#
# On board DDR2
#
#
# IO Standards
#
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2_dq
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2_dqs
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2_dm
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2_ck_p
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2_ck_n
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_a
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_ba
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_wen
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_rasn
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_casn
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_cke
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_csn
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2top_odt
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_a
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_ba
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_wen
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_rasn
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_casn
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_cke
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_csn
set_instance_assignment -name IO_STANDARD "SSTL-18 CLASS I" -to ddr2bot_odt
set_instance_assignment -name IO_STANDARD "1.8 V" -to ddr2top_active
set_instance_assignment -name IO_STANDARD "1.8 V" -to ddr2bot_active
#
# Pin assignments
#
set_location_assignment PIN_A10 -to ddr2top_wen
set_location_assignment PIN_F8 -to ddr2top_rasn
set_location_assignment PIN_F14 -to ddr2top_casn
set_location_assignment PIN_E21 -to ddr2top_cke
set_location_assignment PIN_C7 -to ddr2top_csn
set_location_assignment PIN_A6 -to ddr2top_odt
set_location_assignment PIN_AE5 -to ddr2bot_wen
set_location_assignment PIN_AE21 -to ddr2bot_rasn
set_location_assignment PIN_AD21 -to ddr2bot_casn
set_location_assignment PIN_AG4 -to ddr2bot_cke
set_location_assignment PIN_AC21 -to ddr2bot_csn
set_location_assignment PIN_AE24 -to ddr2bot_odt
set_location_assignment PIN_AG22 -to ddr2_dq[0]
set_location_assignment PIN_AH21 -to ddr2_dq[1]
set_location_assignment PIN_AH22 -to ddr2_dq[2]
set_location_assignment PIN_AG21 -to ddr2_dq[3]
set_location_assignment PIN_AD17 -to ddr2_dq[4]
set_location_assignment PIN_AH23 -to ddr2_dq[5]
set_location_assignment PIN_AE19 -to ddr2_dq[6]
set_location_assignment PIN_AF24 -to ddr2_dq[7]
set_location_assignment PIN_AG18 -to ddr2_dq[8]
set_location_assignment PIN_AG17 -to ddr2_dq[9]
set_location_assignment PIN_AH18 -to ddr2_dq[10]
set_location_assignment PIN_AH17 -to ddr2_dq[11]
set_location_assignment PIN_AF15 -to ddr2_dq[12]
set_location_assignment PIN_AE17 -to ddr2_dq[13]
set_location_assignment PIN_AF16 -to ddr2_dq[14]
set_location_assignment PIN_AB16 -to ddr2_dq[15]
set_location_assignment PIN_AE11 -to ddr2_dq[16]
set_location_assignment PIN_AG11 -to ddr2_dq[17]
set_location_assignment PIN_AG10 -to ddr2_dq[18]
set_location_assignment PIN_AH11 -to ddr2_dq[19]
set_location_assignment PIN_AE9 -to ddr2_dq[20]
set_location_assignment PIN_AE12 -to ddr2_dq[21]
set_location_assignment PIN_AF10 -to ddr2_dq[22]
set_location_assignment PIN_AE13 -to ddr2_dq[23]
set_location_assignment PIN_AC8 -to ddr2_dq[24]
set_location_assignment PIN_AH7 -to ddr2_dq[25]
set_location_assignment PIN_AG8 -to ddr2_dq[26]
set_location_assignment PIN_AH8 -to ddr2_dq[27]
set_location_assignment PIN_AG7 -to ddr2_dq[28]
set_location_assignment PIN_AA10 -to ddr2_dq[29]
set_location_assignment PIN_AF7 -to ddr2_dq[30]
set_location_assignment PIN_AD10 -to ddr2_dq[31]
set_location_assignment PIN_A12 -to ddr2_dq[32]
set_location_assignment PIN_C14 -to ddr2_dq[33]
set_location_assignment PIN_A11 -to ddr2_dq[34]
set_location_assignment PIN_C13 -to ddr2_dq[35]
set_location_assignment PIN_D15 -to ddr2_dq[36]
set_location_assignment PIN_C12 -to ddr2_dq[37]
set_location_assignment PIN_E14 -to ddr2_dq[38]
set_location_assignment PIN_D13 -to ddr2_dq[39]
set_location_assignment PIN_B7 -to ddr2_dq[40]
set_location_assignment PIN_C11 -to ddr2_dq[41]
set_location_assignment PIN_A7 -to ddr2_dq[42]
set_location_assignment PIN_C10 -to ddr2_dq[43]
set_location_assignment PIN_E11 -to ddr2_dq[44]
set_location_assignment PIN_B6 -to ddr2_dq[45]
set_location_assignment PIN_H13 -to ddr2_dq[46]
set_location_assignment PIN_D10 -to ddr2_dq[47]
set_location_assignment PIN_C17 -to ddr2_dq[48]
set_location_assignment PIN_B19 -to ddr2_dq[49]
set_location_assignment PIN_B18 -to ddr2_dq[50]
set_location_assignment PIN_C19 -to ddr2_dq[51]
set_location_assignment PIN_D20 -to ddr2_dq[52]
set_location_assignment PIN_C16 -to ddr2_dq[53]
set_location_assignment PIN_A19 -to ddr2_dq[54]
set_location_assignment PIN_E17 -to ddr2_dq[55]
set_location_assignment PIN_C21 -to ddr2_dq[56]
set_location_assignment PIN_C22 -to ddr2_dq[57]
set_location_assignment PIN_A21 -to ddr2_dq[58]
set_location_assignment PIN_A22 -to ddr2_dq[59]
set_location_assignment PIN_C24 -to ddr2_dq[60]
set_location_assignment PIN_B21 -to ddr2_dq[61]
set_location_assignment PIN_D21 -to ddr2_dq[62]
set_location_assignment PIN_E18 -to ddr2_dq[63]
set_location_assignment PIN_E22 -to ddr2_dq[64]
set_location_assignment PIN_C25 -to ddr2_dq[65]
set_location_assignment PIN_A23 -to ddr2_dq[66]
set_location_assignment PIN_B25 -to ddr2_dq[67]
set_location_assignment PIN_A26 -to ddr2_dq[68]
set_location_assignment PIN_F21 -to ddr2_dq[69]
set_location_assignment PIN_B26 -to ddr2_dq[70]
set_location_assignment PIN_D22 -to ddr2_dq[71]
set_location_assignment PIN_AE18 -to ddr2_dqs[0]
set_location_assignment PIN_AF17 -to ddr2_dqs[1]
set_location_assignment PIN_AF11 -to ddr2_dqs[2]
set_location_assignment PIN_AE10 -to ddr2_dqs[3]
set_location_assignment PIN_D12 -to ddr2_dqs[4]
set_location_assignment PIN_E12 -to ddr2_dqs[5]
set_location_assignment PIN_B17 -to ddr2_dqs[6]
set_location_assignment PIN_D17 -to ddr2_dqs[7]
set_location_assignment PIN_A25 -to ddr2_dqs[8]
set_location_assignment PIN_AH19 -to ddr2_dm[0]
set_location_assignment PIN_AC15 -to ddr2_dm[1]
set_location_assignment PIN_AF8 -to ddr2_dm[2]
set_location_assignment PIN_AB9 -to ddr2_dm[3]
set_location_assignment PIN_B10 -to ddr2_dm[4]
set_location_assignment PIN_A8 -to ddr2_dm[5]
set_location_assignment PIN_E15 -to ddr2_dm[6]
set_location_assignment PIN_C20 -to ddr2_dm[7]
set_location_assignment PIN_B23 -to ddr2_dm[8]
set_location_assignment PIN_AE14 -to ddr2_ck_p[0]
set_location_assignment PIN_AF14 -to ddr2_ck_n[0]
set_location_assignment PIN_H12 -to ddr2_ck_p[1]
set_location_assignment PIN_G11 -to ddr2_ck_n[1]
set_location_assignment PIN_J19 -to ddr2_ck_p[2]
set_location_assignment PIN_H19 -to ddr2_ck_n[2]
set_location_assignment PIN_J13 -to ddr2top_a[0]
set_location_assignment PIN_G18 -to ddr2top_a[1]
set_location_assignment PIN_E8 -to ddr2top_a[2]
set_location_assignment PIN_D24 -to ddr2top_a[3]
set_location_assignment PIN_D7 -to ddr2top_a[4]
set_location_assignment PIN_J15 -to ddr2top_a[5]
set_location_assignment PIN_H15 -to ddr2top_a[6]
set_location_assignment PIN_J16 -to ddr2top_a[7]
set_location_assignment PIN_H8 -to ddr2top_a[8]
set_location_assignment PIN_D16 -to ddr2top_a[9]
set_location_assignment PIN_A17 -to ddr2top_a[10]
set_location_assignment PIN_D8 -to ddr2top_a[11]
set_location_assignment PIN_D25 -to ddr2top_a[12]
set_location_assignment PIN_F15 -to ddr2top_a[13]
set_location_assignment PIN_B12 -to ddr2top_a[14]
set_location_assignment PIN_H16 -to ddr2top_a[15]
set_location_assignment PIN_C23 -to ddr2top_ba[0]
set_location_assignment PIN_D19 -to ddr2top_ba[1]
set_location_assignment PIN_C26 -to ddr2top_ba[2]
set_location_assignment PIN_AB22 -to ddr2bot_a[0]
set_location_assignment PIN_AG6 -to ddr2bot_a[1]
set_location_assignment PIN_Y13 -to ddr2bot_a[2]
set_location_assignment PIN_AE7 -to ddr2bot_a[3]
set_location_assignment PIN_AB12 -to ddr2bot_a[4]
set_location_assignment PIN_AC7 -to ddr2bot_a[5]
set_location_assignment PIN_AD12 -to ddr2bot_a[6]
set_location_assignment PIN_AB8 -to ddr2bot_a[7]
set_location_assignment PIN_AH12 -to ddr2bot_a[8]
set_location_assignment PIN_AB10 -to ddr2bot_a[9]
set_location_assignment PIN_AE4 -to ddr2bot_a[10]
set_location_assignment PIN_AF21 -to ddr2bot_a[11]
set_location_assignment PIN_Y12 -to ddr2bot_a[12]
set_location_assignment PIN_Y14 -to ddr2bot_a[13]
set_location_assignment PIN_AF12 -to ddr2bot_a[14]
set_location_assignment PIN_AA16 -to ddr2bot_a[15]
set_location_assignment PIN_AF3 -to ddr2bot_ba[0]
set_location_assignment PIN_AF5 -to ddr2bot_ba[1]
set_location_assignment PIN_AH4 -to ddr2bot_ba[2]
set_location_assignment PIN_AA14 -to ddr2bot_active
set_location_assignment PIN_E10 -to ddr2top_active
#
# Misc Assignments
#
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to ddr2_dq
set_instance_assignment -name OUTPUT_ENABLE_GROUP 1 -to ddr2_dqs
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to ddr2_dq
set_location_assignment EDGE_TOP -to ddr2top_a
set_location_assignment EDGE_TOP -to ddr2top_ba
set_location_assignment EDGE_BOTTOM -to ddr2bot_a
set_location_assignment EDGE_BOTTOM -to ddr2bot_ba