Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Does Neorv32 support Altera DE2 with Cyclone II ? #187

Closed
ralphnguyen86 opened this issue Oct 27, 2021 · 5 comments
Closed

Does Neorv32 support Altera DE2 with Cyclone II ? #187

ralphnguyen86 opened this issue Oct 27, 2021 · 5 comments

Comments

@ralphnguyen86
Copy link

ralphnguyen86 commented Oct 27, 2021

I have an Altera DE2 with Cyclone II dev board which was bought more than 10 years ago. Does Neorv32 support it ?

@stnolting
Copy link
Owner

Yes, that should be no problem.

The NEORV32 is written is platform-independent VHDL to be supported by any FPGA. The only constraint is the amount of available logic resources. But in terms of the DE2 board your FPGA provides more than enough resources.

@stnolting
Copy link
Owner

Older versions of Quartus (that still support Cyclone II) have problems with inferring block RAM from the default memory descriptions (see #197). We have added alternative memory components in rtl/core/mem that work with these legacy Quartus versions (see #198).

@emb4fun
Copy link
Collaborator

emb4fun commented Nov 13, 2021

Yes, the NEORV32 also runs on a Cyclone II. An example for an Altera DE1 board can be found here:

https://github.com/emb4fun/neorv32-examples

Take a look for de1-neorv32-sdram-qsys. This is a simple example using on-chip RAM as memory
for IMEM and DMEM. In addition, there is the SDRAM which can be addressed by the Wishbone to
Avalon Master in the Qsys area.

@stnolting
Copy link
Owner

@ralphnguyen86
I think this can be closed, right?

@ralphnguyen86
Copy link
Author

@stnolting thank you very much.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants