New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog macro expansion #14

Open

stiggy87 opened this issue Nov 29, 2012 · 1 comment

Assignees

Labels

bug

Milestone

Owner

stiggy87 commented Nov 29, 2012

If a user has a macro designated for numbering, it does not translate over to the .veo correctly.

There needs to be a check for Verilog/VHDL macro expansion.

Suggestion:
Copy the macro definition into the template and use proper replacement.

ghost assigned stiggy87

Owner Author

stiggy87 commented Dec 19, 2012

To Do:

Copy `define statements into the template
Update parsing algorithm to transfer bus count properly

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment