Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ADS7924 AVDD supply lower than expected #366

Closed
ryan-summers opened this issue Aug 19, 2020 · 5 comments
Closed

ADS7924 AVDD supply lower than expected #366

ryan-summers opened this issue Aug 19, 2020 · 5 comments

Comments

@ryan-summers
Copy link

While working with booster, I was noticing that the reported measurement for P5V0 from the ADS7924 channel supply monitor was appearing low.

After further investigation, it appears that this is caused by a below-expected voltage on AVDD being supplied to the ADS7924.

Measuring voltage on the 3V3 side of the referenced resistor measures ~3.4V
image

On the AVDD supply side, the voltage measures 2.65V.

This only occurs when the ADS7924 is configured for "auto-scan without sleep" conversion mode. If the ADS7924 is configured to use sleep, this issue is not present.

@jordens
Copy link
Member

jordens commented Aug 19, 2020

The datasheet wants 5-10 R here.
This causes two issues:

  • Abs max rating violation of DVDD <= AVDD
  • Gain error (even at minimum AVDD current it's already 20 mV error, at max conversion rate it's the above mentioned 0.8 V)

@hartytp
Copy link
Collaborator

hartytp commented Aug 19, 2020

Thanks both for the detailed testing of this.

I assume that resistance was chosen based on the 8uA max current consumption specified in the data sheet (2.5ms cycle time)

image

This resistor is way bigger than necessary, so can easily be decreased in the next revision as you suggest.

Can we work around this satisfactorily for now in firmware by slowing down the cycle time?

@hartytp
Copy link
Collaborator

hartytp commented Aug 19, 2020

(this probably explains some of the issues that @wizath had with this ADC...)

@ryan-summers
Copy link
Author

There's a firmware workaround by using the auto-scan-with-sleep function. The key here is that the voltage rail only sags if we have the ADC sampling at full-bore.

@gkasprow
Copy link
Member

gkasprow commented Feb 7, 2022

replaced with 10R

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

4 participants