You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
I have configured the development environment for the s1-blinky-demo in windows 11 pro using your github repo docs and youtube tutorial + lots of additional steps in windows.
I am finally able to build the nrf code and build Verilog model.
Build Verilog Model****************
Creating the build directory.
Synthesizing all the verilog files using yosys.
fpga_blinky.v:45: Warning: Identifier `\clk' is implicitly declared.
Placement and routing for the iCE40 uwg30 chip package.
Warning: unmatched constraint 'D1' (on line 1)
Warning: unmatched constraint 'D2' (on line 2)
Warning: unmatched constraint 'D4' (on line 4)
Warning: unmatched constraint 'D5' (on line 5)
Warning: unmatched constraint 'D6' (on line 6)
Warning: unmatched constraint 'D7' (on line 7)
Warning: unmatched constraint 'D8' (on line 8)
Warning: unmatched constraint 'SCK' (on line 9)
Warning: unmatched constraint 'CS' (on line 10)
Warning: unmatched constraint 'COPI' (on line 11)
Warning: unmatched constraint 'CIPO' (on line 12)
Warning: unmatched constraint 'INT' (on line 13)
12 warnings, 0 errors
Generating the FPGA binary file.
Converting the bin file into a .h file for the nRF build process.
Appending the .h file to store binary in flash instead of ram.
Terminal will be reused by tasks, press any key to close it.
Build nrf code****************
text data bss dec hex filename
129080 512 5816 135408 210f0 .build/s1_blinky_demo.out
Preparing: .build/s1_blinky_demo.hex
Preparing: .build/s1_blinky_demo.bin
DONE s1_blinky_demo
Problem Needed Help In:
I am not able to debug/flash the hex in the s1 module through VS code. Any document for Windows based build + Debug will be a big help.
I have tried flashing the generated hex directly using nrfjprog but led is not flashing.
nrfjprog --program s1_blinky_demo.hex --chiperase --verify --reset --log
nrfjprog --verify s1_blinky_demo.hex
a) using nrfjprog it writes successfully but verify fails.
b) Can you provide me your .hex so that can check if my board is ok and flash is correct.
Hi,
I have configured the development environment for the s1-blinky-demo in windows 11 pro using your github repo docs and youtube tutorial + lots of additional steps in windows.
I am finally able to build the nrf code and build Verilog model.
Build Verilog Model****************
Creating the build directory.
Synthesizing all the verilog files using yosys.
fpga_blinky.v:45: Warning: Identifier `\clk' is implicitly declared.
Placement and routing for the iCE40 uwg30 chip package.
Warning: unmatched constraint 'D1' (on line 1)
Warning: unmatched constraint 'D2' (on line 2)
Warning: unmatched constraint 'D4' (on line 4)
Warning: unmatched constraint 'D5' (on line 5)
Warning: unmatched constraint 'D6' (on line 6)
Warning: unmatched constraint 'D7' (on line 7)
Warning: unmatched constraint 'D8' (on line 8)
Warning: unmatched constraint 'SCK' (on line 9)
Warning: unmatched constraint 'CS' (on line 10)
Warning: unmatched constraint 'COPI' (on line 11)
Warning: unmatched constraint 'CIPO' (on line 12)
Warning: unmatched constraint 'INT' (on line 13)
12 warnings, 0 errors
Generating the FPGA binary file.
Converting the bin file into a .h file for the nRF build process.
Appending the .h file to store binary in flash instead of ram.
Build nrf code****************
text data bss dec hex filename
129080 512 5816 135408 210f0 .build/s1_blinky_demo.out
Preparing: .build/s1_blinky_demo.hex
Preparing: .build/s1_blinky_demo.bin
DONE s1_blinky_demo
Problem Needed Help In:
nrfjprog --program s1_blinky_demo.hex --chiperase --verify --reset --log
nrfjprog --verify s1_blinky_demo.hex
a) using nrfjprog it writes successfully but verify fails.
b) Can you provide me your .hex so that can check if my board is ok and flash is correct.
My code:
s1-blinky-demo-main_v2.zip
The text was updated successfully, but these errors were encountered: