-
Notifications
You must be signed in to change notification settings - Fork 3
/
Copy pathmain.c
439 lines (357 loc) · 13.5 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_tim.h"
#include "stm32f4xx_i2c.h"
#include "stm32f4xx_dcmi.h"
#include "stm32f4xx_dma.h"
#include "i2c_ops.h"
#include "ov7670.h"
#include "stm32f4xx.h"
#include "misc.h"
volatile int32_t dma_handler_counter = 0;
uint32_t camera_frame[10]; // for 320*240 resolution
void camera_init(void)
{
RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_DCMI, ENABLE);
RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
/* Clocking of GPIOB is enabled in i2c_init function */
/* PA4 - HSYNC
PA6 - PIXCLK
PB7 - DCMI_VSYNC
PC6 - DCMI_D0
PC7 - DCMI_D1
PC8 - DCMI_D2
PC9 - DCMI_D3
PC11 - DCMI_D4
PB6 - DCMI_D5
PB8 - DCMI_D6
PB9 - DCMI_D7
PB10 - I2C_SCL
PB11 - I2C_SDA
*/
/* set gpio pins to provide DCMI access */
GPIO_InitTypeDef dcmi_gpioa_init;
dcmi_gpioa_init.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_6;
dcmi_gpioa_init.GPIO_Mode = GPIO_Mode_AF;
dcmi_gpioa_init.GPIO_OType = GPIO_OType_PP;
dcmi_gpioa_init.GPIO_PuPd = GPIO_PuPd_NOPULL;
dcmi_gpioa_init.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init(GPIOA, &dcmi_gpioa_init);
GPIO_InitTypeDef dcmi_gpiob_init;
dcmi_gpiob_init.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_6 | GPIO_Pin_8 | GPIO_Pin_9;
dcmi_gpiob_init.GPIO_Mode = GPIO_Mode_AF;
GPIO_Init(GPIOB, &dcmi_gpiob_init);
GPIO_InitTypeDef dcmi_gpioc_init;
dcmi_gpioc_init.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_6 | GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11;
dcmi_gpioc_init.GPIO_Mode = GPIO_Mode_AF;
GPIO_Init(GPIOC, &dcmi_gpioc_init);
GPIO_PinAFConfig(GPIOA, GPIO_PinSource4, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_DCMI);
GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_DCMI);
/* i2c interface init */
GPIO_InitTypeDef i2c_gpio_init;
i2c_gpio_init.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
i2c_gpio_init.GPIO_Mode = GPIO_Mode_AF;
i2c_gpio_init.GPIO_OType = GPIO_OType_OD;
i2c_gpio_init.GPIO_PuPd = GPIO_PuPd_UP;
i2c_gpio_init.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_Init (GPIOB, &i2c_gpio_init);
GPIO_PinAFConfig (GPIOB, GPIO_PinSource10, GPIO_AF_I2C2); // I2C2_SCL
GPIO_PinAFConfig (GPIOB, GPIO_PinSource11, GPIO_AF_I2C2); // I2C2_SDA
/* gpio init to provide mco frequency */
GPIO_InitTypeDef mco_Init;
mco_Init.GPIO_Pin = GPIO_Pin_8;
mco_Init.GPIO_Mode = GPIO_Mode_AF;
mco_Init.GPIO_Speed = GPIO_Speed_100MHz;
mco_Init.GPIO_OType = GPIO_OType_PP;
GPIO_Init(GPIOA, &mco_Init);
/*****************************************************************/
RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
/* PB4 = TIM3_CH1
* PB5 = TIM3_CH2 */
GPIO_InitTypeDef tim3_gpio_init;
//GPIO_StructInit(&tim_gpio_init);
tim3_gpio_init.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_4;
tim3_gpio_init.GPIO_OType = GPIO_OType_PP;
tim3_gpio_init.GPIO_Speed = GPIO_Speed_50MHz;
tim3_gpio_init.GPIO_Mode = GPIO_Mode_AF;
GPIO_Init(GPIOB, &tim3_gpio_init);
GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_TIM3);
GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_TIM3);
/* PA2 = TIM9_CH1
* PA3 = TIM9_CH2 */
GPIO_InitTypeDef tim9_gpio_init;
//GPIO_StructInit(&tim_gpio_init);
tim9_gpio_init.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
tim9_gpio_init.GPIO_OType = GPIO_OType_PP;
tim9_gpio_init.GPIO_Speed = GPIO_Speed_50MHz;
tim9_gpio_init.GPIO_Mode = GPIO_Mode_AF;
GPIO_Init(GPIOA, &tim9_gpio_init);
GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_TIM9);
GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_TIM9);
//================================ TIM3 triggered input =============
/* configure TIM3 master mode to use OC1REF signal as trigger output */
TIM3->CR2 |= (TIM_CR2_MMS_2);
TIM3->CR2 &= ~(TIM_CR2_MMS_1 | TIM_CR2_MMS_0);
/* configure OC1REF to active level on compare match */
TIM3->CCMR1 |= (TIM_CCMR1_OC1M_0);
TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2);
/* configure compare register 1 to match on 20*tline */
TIM3->CCR1 |= 20;
/* set master tim prescaler to match 1*tline = 1568, need to sub 1 for PSC */
TIM3->PSC |= (1567 * 2);
/* configure autoreload value and enable it */
TIM3->ARR &= 0;
TIM3->ARR |= 508;
TIM3->CR1 |= TIM_CR1_ARPE;
/* configure master to reset on rising edge of input trigger SMS == 100 */
TIM3->SMCR |= TIM_SMCR_SMS_2;
TIM3->SMCR &= ~(TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0);
/* configure master to use TI2FP2 as input trigger TS == 110 */
TIM3->SMCR |= (TIM_SMCR_TS_2 | TIM_SMCR_TS_1);
TIM3->SMCR &= ~(TIM_SMCR_TS_0);
/* enable delay on trigger input for sync between master and slave */
TIM3->SMCR |= TIM_SMCR_MSM;
/* enable output to on compare on channel 1 */
TIM3->CCER |= TIM_CCER_CC1E;
/* test output polarity low */
TIM3->CCER &= ~(TIM_CCER_CC1P);
/* enable interrupt on compare channel 1 */
TIM3->DIER |= TIM_DIER_CC1IE;
//============================== END PWM MODE TEST ==================
//================================ TIM9 triggered input =============
/* configure input reset source 1 - ITR1, TS == 001 */
TIM9->SMCR |= TIM_SMCR_TS_0;
TIM9->SMCR &= ~(TIM_SMCR_TS_1 | TIM_SMCR_TS_2);
/* configure TIM9 in reset mode SMS == 100 */
TIM9->SMCR &= ~(TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0);
TIM9->SMCR |= (TIM_SMCR_SMS_2);
// /* configure TIM9 in gated mode SMS == 101 */
// TIM9->SMCR &= ~TIM_SMCR_SMS_1;
// TIM9->SMCR |= (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0);
// /* configure TIM9 in trigger mode SMS == 101 */
// TIM9->SMCR &= ~TIM_SMCR_SMS_0;
// TIM9->SMCR |= (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1);
//================================ PWM mode 1 on output ==============
TIM9->PSC |= 1;
TIM9->ARR &= 0;
TIM9->ARR |= 1567;
/* configure timer to enable auto-reload
* and choose direction downcount */
TIM9->CR1 |= TIM_CR1_ARPE;
/* provide capture value for channel 1 */
TIM9->CCR1 |= 1279;
TIM9->CCMR1 &= ~(TIM_CCMR1_OC1M_0);
TIM9->CCMR1 |= (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2);
// /* set force inactive mode on initialization */
// TIM9->CCMR1 &= ~(TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0);
// TIM9->CCMR1 |= TIM_CCMR1_OC1M_2;
/* enable fast output change on compare - just in pwm mode 1 or 2*/
TIM9->CCMR1 |= TIM_CCMR1_OC1FE;
/* enable preload register */
TIM9->CCMR1 |= TIM_CCMR1_OC1PE;
/* select activity high polarity */
TIM9->CCER &= ~(TIM_CCER_CC1P);
/* enable the output */
TIM9->CCER |= TIM_CCER_CC1E;
/* enable interrupt event on compare channel 1 */
TIM9->EGR |= TIM_EGR_CC1G | TIM_EGR_UG;
//=============================== END PWM MODE TEST ==================
/* enable TIM9 to count */
//TIM9->CR1 |= TIM_CR1_CEN;
// ================================= COMPARE MODE ==================
// TIM9->ARR &= 0;
// TIM9->ARR |= 1280;
// /* configure timer to enable auto-reload
// * and choose direction downcount */
// TIM9->CR1 |= TIM_CR1_ARPE | TIM_CR1_DIR;
// /* provide capture value for channel 1 */
// TIM9->CCR1 |= 1;
// /* choose OC1 to toggling on compare */
// TIM9->CCMR1 &= ~(TIM_CCMR1_OC1M_2);
// TIM9->CCMR1 |= (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0);
// /* disable preload register */
// TIM9->CCMR1 &= ~(TIM_CCMR1_OC1PE);
// /* select activity high polarity */
// TIM9->CCER &= ~(TIM_CCER_CC1P);
// /* enable the output */
// TIM9->CCER |= TIM_CCER_CC1E;
// /* enable interrupt event on compare channel 1 */
// TIM9->DIER |= TIM_DIER_CC1IE;
// =========================================================
NVIC_InitTypeDef tim3_nvic_init;
tim3_nvic_init.NVIC_IRQChannel = TIM3_IRQn;
tim3_nvic_init.NVIC_IRQChannelCmd = DISABLE;
tim3_nvic_init.NVIC_IRQChannelPreemptionPriority = 1;
tim3_nvic_init.NVIC_IRQChannelSubPriority = 1;
NVIC_Init(&tim3_nvic_init);
/*****************************************************************/
GPIO_PinAFConfig(GPIOA, GPIO_PinSource8, GPIO_AF_MCO);
/* dcmi interface init */
DCMI_InitTypeDef camera_init;
camera_init.DCMI_CaptureMode = DCMI_CaptureMode_SnapShot;
camera_init.DCMI_CaptureRate = DCMI_CaptureRate_All_Frame;
camera_init.DCMI_ExtendedDataMode = DCMI_ExtendedDataMode_8b;
camera_init.DCMI_HSPolarity = DCMI_HSPolarity_High;
camera_init.DCMI_PCKPolarity = DCMI_PCKPolarity_Falling;
camera_init.DCMI_SynchroMode = DCMI_SynchroMode_Hardware;
camera_init.DCMI_VSPolarity = DCMI_VSPolarity_High;
DCMI_StructInit(&camera_init);
// enable DCMI interface
DCMI_Cmd(ENABLE);
NVIC_InitTypeDef camera_irq;
camera_irq.NVIC_IRQChannel = DCMI_IRQn;
camera_irq.NVIC_IRQChannelPreemptionPriority = 0;
camera_irq.NVIC_IRQChannelSubPriority = 1;
camera_irq.NVIC_IRQChannelCmd = ENABLE;
NVIC_Init(&camera_irq);
DCMI_ITConfig(DCMI_IT_ERR | DCMI_IT_FRAME | DCMI_IT_LINE |
DCMI_IT_OVF | DCMI_IT_VSYNC, ENABLE);
I2C_InitTypeDef i2c_init;
i2c_init.I2C_Ack = I2C_Ack_Enable;
i2c_init.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
i2c_init.I2C_ClockSpeed = 100000;
i2c_init.I2C_DutyCycle = I2C_DutyCycle_2;
i2c_init.I2C_Mode = I2C_Mode_I2C;
i2c_init.I2C_OwnAddress1 = 21;
I2C_Init(I2C2, &i2c_init);
// enable I2C interface
I2C_Cmd(I2C2, ENABLE);
}
void TIM3_IRQHandler(void)
{
static volatile uint32_t flag = 0;
if(TIM_GetITStatus(TIM3, TIM_IT_CC1) != RESET)
{
if(flag == 0)
{
TIM3->CCR1 &= 0;
TIM3->CCR1 |= 499;
/* set inactive level on TRGO on compare match OC1M == 010*/
TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2);
TIM3->CCMR1 |= TIM_CCMR1_OC1M_1;
// TIM9->CCER |= TIM_CCER_CC1E;
// /* choose OC1 to work in PWM generation mode 1 */
// TIM9->CCMR1 &= ~(TIM_CCMR1_OC1M_0);
// TIM9->CCMR1 |= (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2);
//
TIM9->CR1 |= TIM_CR1_CEN;
flag = 1;
}
else
{
TIM3->CCR1 &= 0;
TIM3->CCR1 |= 20;
/* set active level on TRGO on compare match OC1M == 010*/
TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2);
TIM3->CCMR1 |= TIM_CCMR1_OC1M_0;
// TIM9->CCER &= ~TIM_CCER_CC1E;
TIM9->CR1 &= ~TIM_CR1_CEN;
// // DEBUG force inactive
// TIM9->CCMR1 &= ~(TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0);
// TIM9->CCMR1 |= TIM_CCMR1_OC1M_2;
flag = 0;
}
TIM_ClearITPendingBit(TIM3, TIM_IT_CC1);
}
}
//void i2c_init(void)
//{
// RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C2, ENABLE);
//
// I2C_InitTypeDef i2c_init;
//
// i2c_init.I2C_Ack = I2C_Ack_Enable;
// i2c_init.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
// i2c_init.I2C_ClockSpeed = 100000;
// i2c_init.I2C_DutyCycle = I2C_DutyCycle_2;
// i2c_init.I2C_Mode = I2C_Mode_I2C;
// i2c_init.I2C_OwnAddress1 = 21;
//
// I2C_Init(I2C2, &i2c_init);
// // enable I2C interface
// I2C_Cmd(I2C2, ENABLE);
//}
void dma_init(void)
{
DMA_DeInit(DMA2_Stream1);
RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
DMA_InitTypeDef dma_init;
dma_init.DMA_Channel = DMA_Channel_1;
dma_init.DMA_PeripheralBaseAddr = (uint32_t) &(DCMI->DR);
dma_init.DMA_Memory0BaseAddr = (uint32_t) camera_frame;
dma_init.DMA_DIR = DMA_DIR_PeripheralToMemory;
dma_init.DMA_BufferSize = 10;
dma_init.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
dma_init.DMA_MemoryInc = DMA_MemoryInc_Enable;
dma_init.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
dma_init.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
dma_init.DMA_Mode = DMA_Mode_Normal;
dma_init.DMA_Priority = DMA_Priority_High;
dma_init.DMA_FIFOMode = DMA_FIFOMode_Enable;
dma_init.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
dma_init.DMA_MemoryBurst = DMA_MemoryBurst_Single;
dma_init.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
DMA_Init(DMA2_Stream1, &dma_init);
DMA_ITConfig(DMA2_Stream1, DMA_IT_TC | DMA_IT_FE, ENABLE);
NVIC_InitTypeDef dma_stream1_irq;
dma_stream1_irq.NVIC_IRQChannel = DMA2_Stream1_IRQn;
dma_stream1_irq.NVIC_IRQChannelPreemptionPriority = 0;
dma_stream1_irq.NVIC_IRQChannelSubPriority = 0;
dma_stream1_irq.NVIC_IRQChannelCmd = ENABLE;
NVIC_Init(&dma_stream1_irq);
NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
}
void DMA2_Stream1_IRQHandler(void)
{
if(DMA_GetITStatus(DMA2_Stream1, DMA_IT_TCIF1) != RESET)
{
dma_handler_counter++;
DMA_ClearITPendingBit(DMA2_Stream1, DMA_IT_TCIF1);
}
}
int main(void)
{
uint8_t c = 0;
SystemInit();
RCC_APB2PeriphClockCmd (RCC_APB2Periph_SYSCFG, ENABLE);
RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
GPIO_InitTypeDef GPIOD_Init;
GPIOD_Init.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_15;
GPIOD_Init.GPIO_Mode = GPIO_Mode_OUT;
GPIOD_Init.GPIO_OType = GPIO_OType_PP;
GPIOD_Init.GPIO_Speed = GPIO_Speed_100MHz;
GPIO_Init(GPIOD, &GPIOD_Init);
camera_init();
// Delay(1000);
//i2c_init();
//camera_init();
//dma_init();
c = I2C_readreg(0x0a);
NVIC_EnableIRQ(TIM3_IRQn);
// TIM9->CR1 |= TIM_CR1_CEN;
TIM3->CR1 |= TIM_CR1_CEN;
if(c == 0x76)
{
ov7670_init();
GPIO_SetBits(GPIOD, GPIO_Pin_13);
}
// DMA_Cmd(DMA2_Stream2, ENABLE);
while(1)
{
if(dma_handler_counter == 10)
GPIO_SetBits(GPIOD, GPIO_Pin_15);
}
return 0;
}