-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathREADME
40 lines (28 loc) · 1.15 KB
/
README
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Functional Simulator for RISC-V Multi-Cycle Pipelined Processor with Stalling, Forwarding and Branch Prediction
Group No. 18
Rohit Madan - 2020EEB1202
Omkar More - 2020EEB1188
Harsh Gupta - 2019MED1008
README
Input:
For the input, provide a .mc file which contains:
-> Instruction Memory (Instruction Address and Instruction Encoding)
-> Data Segment (Address and Data which is stored)
Using the Encoding 0xFFFFFFFF as our termination code.
The Code/Instruction Segment is before the Termination Code and after it Starts the Data segment.
The Simulator is divided into 3-phases, namely:
1. Single Cycle Execution
2. Pipelined Execution
3. Phase 1 & 2 along with Cache Modules
Initial state of GUI
Inputs and functionalities:
After Assembling
After running input file (.mc file)
How to Execute
$cd src
$python GUI.py
Steps to Execute Your Machine Code on the GUI
->Upload Your .mc file (machine code file) using the Upload File Button
->Click on Assemble to load the program memory (Instruction Memory and Data Memory as accoridng to uploaded file)
->Check/Uncheck the various knobs for your desired output
->Click on Run to see the Output of your program.