Skip to content
This repository has been archived by the owner on Mar 27, 2021. It is now read-only.

Idea: add which cores / SoC support SMP #66

Open
rdolbeau opened this issue Feb 19, 2021 · 2 comments
Open

Idea: add which cores / SoC support SMP #66

rdolbeau opened this issue Feb 19, 2021 · 2 comments

Comments

@rdolbeau
Copy link
Contributor

There could be an additional column for cores/SoC platform that can be used in SMP mode.

@stnolting
Copy link
Contributor

I am not an expert when it comes to symmetric multiprocessing, but theoretically all cores (=CPUs) could support SMP, right? I mean as long as they have the Zicsr extension?! 🤔

Several instances of the same core can be attached to the same memory system and since each core can determine it's ID via mhartid SMP is basically possible?

Please correct me if I am on the wrong track.

@rdolbeau
Copy link
Contributor Author

Well theoretically yes for some definitions of SMP, but I was thinking more of the now-common cache-coherent SMP, where the implementation of A can play a role (i.e. atomic update implemented by sending back-to-back read/write to memory might achieve atomicity in a single-core context, but not in SMP). You also need cache coherency support if the core includes some private caches(s).

It still might be considered more a property of the SoC platform than of the core, granted.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants