Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

performance question #99

Open
Zhou-Yilong opened this issue Aug 10, 2023 · 1 comment
Open

performance question #99

Zhou-Yilong opened this issue Aug 10, 2023 · 1 comment

Comments

@Zhou-Yilong
Copy link

Hi!
I have tested the circuit, as well as EPFL combinational circuits, you mentioned in your paper and LSOracle2.0 with LSOracle and abc resyn2rs script, but the result shows that abc resyn2rs script performs better in most cases.
I'm wondering there may be some mistakes in my test flow which leads to the problem above.
May you guys give a detailed guide on how to do a correct test?
Thanks inadvance sincerely!

@Zhou-Yilong
Copy link
Author

By the way ,my flow is:

LSOracle flow:
yosys: read_verilog test.v
yosys: synth -top topmodule -flatten
yosys: lsoracle (oracle --out oracled.v)
abc: read_verilog oracled.v
abc: read_lib tech.lib
abc: strash
abc: map
abc: topo
abc: sitme (I use this command to do STA and prints area & delay )

abc resyn2rs flow:
yosys: read_verilog test.v
yosys: synth -top topmodule -flatten
yosys: abc -c 'resyn2rs; write_verilog abced.v'
abc: read_verilog abced.v
abc: read_lib tech.lib
abc: strash
abc: map
abc: topo
abc: sitme

The flow is same except optimizaion.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant