Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

New arch support #461

Merged
merged 138 commits into from
Feb 24, 2021
Merged
Changes from 1 commit
Commits
Show all changes
138 commits
Select commit Hold shift + click to select a range
cdcf78f
This branch contains support for new architectures.
pgoodman Sep 15, 2020
9876701
Initial start to support for AArch 32
sschriner Sep 15, 2020
78961ef
Progress
sschriner Sep 17, 2020
f292370
Forgot the new files
sschriner Sep 17, 2020
b83e040
Added all data Integer processing instructions without S + ADDS and s…
sschriner Sep 23, 2020
aa954cd
Updated
sschriner Sep 23, 2020
e3923a2
Finished Integer Data Processing with three registers, added integer …
sschriner Sep 28, 2020
67ba566
UMULL, UMULLS, UMLAL, UMLALS
sschriner Sep 29, 2020
73f0d2a
Corrected condition for addend or 0 immediate for UMULL/UMLAL + SMULL…
sschriner Sep 29, 2020
8618494
Correct ops in Binary.cpp
sschriner Sep 29, 2020
4e88cbd
UMAAL
sschriner Sep 29, 2020
4c9abfa
SMULL, SMULLS, SMLAL, SMLALS + corrected acc was missing shift left i…
sschriner Sep 29, 2020
f71420d
Updated decoding instructions based on top level encodings
sschriner Oct 5, 2020
f5cb08b
Update returns around kDataProcessingRI and kDataProcessingI with com…
sschriner Oct 6, 2020
cdc0587
Added appropriate inst.category flags to Multiply and accumulate
sschriner Oct 6, 2020
8642940
Load/Store Word, Unsigned Byte (immediate, literal) && start of Logic…
sschriner Oct 6, 2020
e9e7b41
Was missing UMAAL DEF_ISEL in Binary.cpp
sschriner Oct 7, 2020
9d48aae
AddAddrRegOp
sschriner Oct 8, 2020
5b82b03
Logical Arithmetic (three register, immediate shift) without accounti…
sschriner Oct 8, 2020
65af9f8
Made DecodeA32ExpandImm much much smaller
sschriner Oct 8, 2020
25f4e50
Replaced some imm ops with AddImmOp calls
sschriner Oct 9, 2020
14a7f06
Created AddShiftOp
sschriner Oct 9, 2020
26e6dbc
Added interpreter for evaluating new PC value at decoding time to han…
sschriner Oct 13, 2020
2674607
Created EvalPCDest added PC evaluation to Logical Arithmetic Instruct…
sschriner Oct 13, 2020
f7b2cd9
AddShiftOp -> AddShiftOp, AddShiftThenExtractOp, AddExtractThenShiftOp
sschriner Oct 13, 2020
f46cc4f
Cleaned up some formatting, Renamed DecodeA32ExpandImm to ExpandTo32A…
sschriner Oct 13, 2020
b3a98d3
Added comment to EvalPCDest for clarity
sschriner Oct 13, 2020
e17750b
Cleaned up some things, updated the decoding semantics and semantics …
sschriner Oct 14, 2020
9d77145
Shortened kLogArithEvaluators and fixed a bug
sschriner Oct 14, 2020
6c819b2
Updates from testing instructions
sschriner Oct 14, 2020
a77db18
Fixed DEF_ISEL for pre/post index instructions in MEM.cpp
sschriner Oct 15, 2020
6aca670
Integer Test and Compare (two register, immediate shift)
sschriner Oct 15, 2020
dda7737
Logical Arithmetic (two register and immediate)
sschriner Oct 15, 2020
803dbfe
Integer Test and Compare (one register and immediate)
sschriner Oct 15, 2020
e179f71
Added to the top level encoding infrastructure to handle the Data-pro…
sschriner Oct 15, 2020
c1d51d4
Add structs for the 3 subsets of Data-processing register (register s…
sschriner Oct 16, 2020
5160320
Code status before refactoring operand types
sschriner Oct 16, 2020
9d745ba
This branch contains support for new architectures.
pgoodman Sep 15, 2020
0b9eea9
Initial start to support for AArch 32
sschriner Sep 15, 2020
e4c7760
Progress
sschriner Sep 17, 2020
025255c
Forgot the new files
sschriner Sep 17, 2020
4090697
Added all data Integer processing instructions without S + ADDS and s…
sschriner Sep 23, 2020
0d0a7f4
Updated
sschriner Sep 23, 2020
488c1f1
Finished Integer Data Processing with three registers, added integer …
sschriner Sep 28, 2020
1020e26
UMULL, UMULLS, UMLAL, UMLALS
sschriner Sep 29, 2020
b38ecbc
Corrected condition for addend or 0 immediate for UMULL/UMLAL + SMULL…
sschriner Sep 29, 2020
c77ff3a
Correct ops in Binary.cpp
sschriner Sep 29, 2020
4580916
UMAAL
sschriner Sep 29, 2020
0e2bc86
SMULL, SMULLS, SMLAL, SMLALS + corrected acc was missing shift left i…
sschriner Sep 29, 2020
038724c
Updated decoding instructions based on top level encodings
sschriner Oct 5, 2020
8e28749
Update returns around kDataProcessingRI and kDataProcessingI with com…
sschriner Oct 6, 2020
10e7daa
Added appropriate inst.category flags to Multiply and accumulate
sschriner Oct 6, 2020
5820e8a
Load/Store Word, Unsigned Byte (immediate, literal) && start of Logic…
sschriner Oct 6, 2020
14d90c3
Was missing UMAAL DEF_ISEL in Binary.cpp
sschriner Oct 7, 2020
8aa2dde
AddAddrRegOp
sschriner Oct 8, 2020
6716d39
Logical Arithmetic (three register, immediate shift) without accounti…
sschriner Oct 8, 2020
99afe5f
Made DecodeA32ExpandImm much much smaller
sschriner Oct 8, 2020
3dc6356
Replaced some imm ops with AddImmOp calls
sschriner Oct 9, 2020
701d75e
Created AddShiftOp
sschriner Oct 9, 2020
84ad098
Added interpreter for evaluating new PC value at decoding time to han…
sschriner Oct 13, 2020
994952c
Created EvalPCDest added PC evaluation to Logical Arithmetic Instruct…
sschriner Oct 13, 2020
8302a1d
AddShiftOp -> AddShiftOp, AddShiftThenExtractOp, AddExtractThenShiftOp
sschriner Oct 13, 2020
b2e05af
Cleaned up some formatting, Renamed DecodeA32ExpandImm to ExpandTo32A…
sschriner Oct 13, 2020
a3b0d5c
Added comment to EvalPCDest for clarity
sschriner Oct 13, 2020
de1950d
Cleaned up some things, updated the decoding semantics and semantics …
sschriner Oct 14, 2020
2cdf979
Shortened kLogArithEvaluators and fixed a bug
sschriner Oct 14, 2020
896f77c
Updates from testing instructions
sschriner Oct 14, 2020
aee262e
Fixed DEF_ISEL for pre/post index instructions in MEM.cpp
sschriner Oct 15, 2020
fe85523
Integer Test and Compare (two register, immediate shift)
sschriner Oct 15, 2020
d831bdc
Logical Arithmetic (two register and immediate)
sschriner Oct 15, 2020
ae7ae3d
Integer Test and Compare (one register and immediate)
sschriner Oct 15, 2020
813b0fb
Added to the top level encoding infrastructure to handle the Data-pro…
sschriner Oct 15, 2020
436fa94
Add structs for the 3 subsets of Data-processing register (register s…
sschriner Oct 16, 2020
c3fa9d6
Code status before refactoring operand types
sschriner Oct 16, 2020
bfb0718
Merge branch 'new_arch_support' of github.com:lifting-bits/remill int…
sschriner Nov 4, 2020
2cf4366
Finished updates off master
sschriner Nov 4, 2020
e477f95
Start of operand refactor
sschriner Nov 4, 2020
7d5b84c
Finished Expression Operand Support
sschriner Nov 5, 2020
1147d8f
Fix the .gitignore to add AArch32 to lib/Arch && removed all extra rr…
sschriner Nov 9, 2020
91023a9
Updated .gitignore again, Added AddShiftRegRegOperand, Updated AddShi…
sschriner Nov 10, 2020
3608a8f
Updated ROR in AddShiftRegRegOperand
sschriner Nov 10, 2020
3333f88
Created ExtractAndZExtExpr
sschriner Nov 10, 2020
8dd8e70
Fixed comment formatting in if else statements
sschriner Nov 10, 2020
d0e1c5b
Created RORExpr
sschriner Nov 10, 2020
7210155
Small fixes
sschriner Nov 12, 2020
405b626
Small fix in Logical Arithmetic (two register and immediate)
sschriner Nov 12, 2020
5234e3e
Corrected AddShiftRegRegOperand and cleaned it up. Split the carry op…
sschriner Nov 13, 2020
534b023
conditional support + Start of Branch instructions
sschriner Nov 17, 2020
fc7920e
Created AddExprOp, cleaned up some expressions in reg shifted reg, an…
sschriner Nov 18, 2020
2c5bee6
Updates from testing register shifted by register value inst
sschriner Nov 18, 2020
98104dc
Fix to ROR in AddShiftRegCarryOperand
sschriner Nov 18, 2020
2ff5cdd
Corrected negation in DecodeCondition
sschriner Nov 19, 2020
9c0ea88
DecodeCondition edit
sschriner Nov 19, 2020
9969a22
Merge branch 'master' into new_arch_support
sschriner Nov 19, 2020
2a6398c
DecodeCondition and AddShiftRegCarryOperand edits
sschriner Nov 19, 2020
31da43f
Merge branch 'new_arch_support' of github.com:lifting-bits/remill int…
sschriner Nov 19, 2020
84f9efa
Updated arch_for_decode to arch
sschriner Nov 19, 2020
ddf993c
Halfword Multiply and Accumulate
sschriner Nov 20, 2020
df2e779
Edits from testing Halfword Multiply and Accumulate
sschriner Nov 20, 2020
9e275b2
Changed order of operands in Halfword Multiply and Accumulate to bett…
sschriner Nov 23, 2020
d0897bb
Branch (Imm) & BX/BXL
sschriner Dec 16, 2020
724eae5
Merge branch 'master' into new_arch_support
sschriner Dec 16, 2020
7655224
Update aarch32 cmake
sschriner Dec 16, 2020
09b74e1
cmake update
sschriner Dec 16, 2020
29eb9a6
CLZ
sschriner Dec 16, 2020
94b1e08
Forgot BITBYTE.cpp
sschriner Dec 16, 2020
350af45
MOVT
sschriner Dec 18, 2020
f4fcaaf
Integer Saturating Arithmetic
sschriner Dec 21, 2020
f8f9a60
updated semantics in SMLAWh & SMLAh to use Select for setting PSTATE.Q
sschriner Dec 21, 2020
d9bc627
Started Load/Store Word, Unsigned Byte (register) & fixed MOV halfword
sschriner Dec 29, 2020
caaa47f
Load/Store Word, Unsigned Byte (register)
sschriner Dec 30, 2020
03d3306
Finished testing load/Store Word, Unsigned Byte (register)
sschriner Dec 30, 2020
9de9323
Load/Store Dual, Half, Signed Byte (register)
sschriner Jan 6, 2021
0b9e841
Rest of Extra load store: Load/Store Dual, Half, Signed Byte (immedia…
sschriner Jan 6, 2021
4138ac4
Finished testing all the Load/store additions
sschriner Jan 11, 2021
b9699c7
Signed multiply, Divide
sschriner Jan 14, 2021
eccc55b
Cleaned up SExt some
sschriner Jan 14, 2021
43784a6
Saturate Insts and Start of Load Store Multiple - STMDB and LDM (alia…
sschriner Jan 20, 2021
8de19a3
Condensed args in STMDB and LDM semantics
sschriner Jan 21, 2021
c5ca741
Rest of Multiple Load/Store that do not execute in a different mode
sschriner Jan 21, 2021
d69619b
Bitfield Extract
sschriner Feb 4, 2021
8c62bf0
Extend and Add
sschriner Feb 4, 2021
f81b251
fix
sschriner Feb 4, 2021
f3b0f63
NOP
sschriner Feb 4, 2021
127c411
Small fix
sschriner Feb 4, 2021
4246c79
Simplified the bit reps in TryMoveSpecialRegisterAndHintsI
sschriner Feb 5, 2021
2bb350c
Moved Bitfield extract semantics out of BINARY and into BITBYTE
sschriner Feb 5, 2021
dfb919e
Merge branch 'master' of github.com:lifting-bits/remill into new_arch…
sschriner Feb 5, 2021
17faa18
Finished correcting S/ZExt and Trunc use
sschriner Feb 5, 2021
af548fe
Ran scripts/format-files to format
sschriner Feb 8, 2021
74649f3
Smoke Test
sschriner Feb 10, 2021
2696e70
Add false delay slot to kCategoryConditionalDirectFunctionCall
sschriner Feb 12, 2021
a58190f
Merge branch 'master' of github.com:lifting-bits/remill into new_arch…
sschriner Feb 19, 2021
c107fc9
Merge branch 'master' of github.com:lifting-bits/remill into new_arch…
sschriner Feb 22, 2021
76f8be1
CI: Use single packaging job, add changelog support (#491)
alessandrogario Feb 22, 2021
71cdec9
CI: Add tag handler (#492)
alessandrogario Feb 23, 2021
fbc5af9
Merge branch 'new_arch_support' of github.com:lifting-bits/remill int…
pgoodman Feb 24, 2021
fdb289b
Delay slot fixes to TraceLifter
pgoodman Feb 24, 2021
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions lib/BC/TraceLifter.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -571,6 +571,7 @@ bool TraceLifter::Impl::Lift(
goto direct_func_call;
}
try_add_delay_slot(true, block);
try_add_delay_slot(false, block);
pgoodman marked this conversation as resolved.
Show resolved Hide resolved
trace_work_list.insert(inst.branch_taken_pc);
auto target_trace = get_trace_decl(inst.branch_taken_pc);
auto do_cond_call = llvm::BasicBlock::Create(context, "", func);
Expand Down