Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Is it compatible with this framework? #32

Open
Tcotl opened this issue Jul 8, 2022 · 1 comment
Open

Is it compatible with this framework? #32

Tcotl opened this issue Jul 8, 2022 · 1 comment

Comments

@Tcotl
Copy link

Tcotl commented Jul 8, 2022

root@OpenWrt:/tmp# cat /etc/openwrt_release
DISTRIB_ID="OpenWrt"
DISTRIB_RELEASE="Barrier Breaker"
DISTRIB_REVISION="std-200218"
DISTRIB_CODENAME="barrier_breaker"
DISTRIB_TARGET="ramips/generic"
DISTRIB_DESCRIPTION="OpenWrt Barrier Breaker 14.07 (std-200218)"
DISTRIB_TAINTS="no-all busybox"
root@OpenWrt:/tmp# cat /etc/openwrt_release
DISTRIB_ID="OpenWrt"
DISTRIB_RELEASE="Barrier Breaker"
DISTRIB_REVISION="std-200218"
DISTRIB_CODENAME="barrier_breaker"
DISTRIB_TARGET="ramips/generic"
DISTRIB_DESCRIPTION="OpenWrt Barrier Breaker 14.07 (std-200218)"
DISTRIB_TAINTS="no-all busybox"

root@OpenWrt:/tmp# cat /proc/cpuinfo
system type : MT7620
machine : Unknown
processor : 0
cpu model : MIPS 24KEc V5.0
BogoMIPS : 385.02
wait instruction : yes
microsecond timers : yes
tlb_entries : 32
extra interrupt vector : yes
hardware watchpoint : yes, count: 4, address/irw mask: [0x0ffc, 0x0ffc, 0x0ffb, 0x0ffb]
isa : mips1 mips2 mips32r1 mips32r2
ASEs implemented : mips16 dsp
shadow register sets : 1
kscratch registers : 0
core : 0
VCED exceptions : not available
VCEI exceptions : not available

@Tcotl
Copy link
Author

Tcotl commented Jul 8, 2022

Thank you very much.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant