



SoC HUB

i\_axi\_master\_converter\_if

clk\_i

rst\_ni

slv

# Introduction to IP-XACT and Kactus2

26 January 2022



## HDL level

- RTL code has three aspects mixed
  - Behavioral description
  - Structural description
  - Control for configuration
- Implicit references that get evaluated late in the design flow
- Works fine for small design, but vulnerable to errors in large projects
  - 100k files, multiple vendors, ...
  - Wrong path/files, conflicts in naming, custom scripts dependent on file version, ...
- Coding style agreements does not seem to help

## SoC level

- The scale is so large that nobody can comprehend the whole system in detail
- Abstractions above RTL must be used for design space exploration
- Multitude of tools, languages and specification styles
- Design for deadline often compromises design for reuse
- Integration of IPs from different vendors is difficult without any agreed rules for interoperability



SoC HUB


**IP-XACT** ™  
**IEEE-1685 Standard**

Standard Structure for Packaging, Integrating, and  
Reusing IP within Tool Flows



- Electrical data sheet for Intellectual Property (IP)
- Industry standard for design data exchange
  - XML format
  - 790 unique elements, 241 attributes
  - Vendor extensions
  - Generator interface for tool flow
- First maintained by SPIRIT consortium
- Now IEEE standard 1685, maintained by Accellera Initiative
  - Members: AMD, Arm, Cadence, NXP, Nvidia, ...

```
<ipxact:vendor>tuni.fi</ipxact:vendor>
<ipxact:library>cpu.structure</ipxact:library>
<ipxact:name>cpu_example</ipxact:name>
<ipxact:version>1.0</ipxact:version>
<ipxact:busInterfaces>
    <ipxact:busInterface>
        <ipxact:name>spi_master</ipxact:name>
        <ipxact:busType vendor="tuni.fi" library="interface" name="spi" version="1.0"/>
```





- All top-level documents have a unique identifier, VLVN
- Example: `tuni.fi:peripheral.components:uart:1.0`

Vendor	Library	Name	Version
--------	---------	------	---------
- Cross-references by VLVN
  - No broken file paths



- Standard means for customization
- Any content
- Most, but not all, elements extendable
- Not compliant with other tools
  - Potential danger for vendor lock-in
  - e.g. Xilinx adds ~200 elements






# IP-XACT core elements




# SoC HUB Component

- Static structural model of a single IP
  - processor, uart, crossbar...
- Equivalent to VHDL entity or Verilog module
- Reusable: configurable by **parameters**
- May include multiple implementations
  - Same external interface






- Relevant **files** are listed in **FileSets**
- **Component instantiations** define implementation specific details
  - Filesets
  - Language
  - Module name
  - Module parameters (language specific)
  - Library/package





# SoC HUB Component interface



- Physical **ports** equivalent to HDL ports
- **Bus interface** groups ports
  - **Bus definition** specifies the protocol
  - **Abstraction definition** defines the logical **signals** on the bus
  - **Port maps** link physical ports to logical signals
  - 7 modes per component role:
    - Master, Slave, System
    - MirroredMaster, MirroredSlave, MirroredSystem
    - Monitor





# SoC HUB Interconnections

- **Interconnection** are made between component bus interfaces in a **Design**
  - Connects all ports mapped in the end bus interfaces
  - Avoids ad-hoc connections between individual ports
- Similar for both RTL and TLM models
  - RTL signal called **wire**
  - TLM signal called **transactional**
  - RTL-TLM cross-over with **abstractors**




TLM transactionals



# SoC HUB Component address spaces


- **Address space** defines the address range that is available out of a master bus interface
  - **Address unit bits (AUB)** defines the number of data bits in each address increment (8 bits by default)
  - **Range** specifies the memory space as the **number of AUBs**
  - **Width** specifies the maximum bit size of a single transfer
- **Segments** describe sections of the address space
- **Local memory map** describes memory visible only in the containing address space






# SoC HUB Component registers

- IP-XACT memory model is hierarchical:
  - **Memory map** is accessible through a slave bus interface
  - **Address blocks** are continuous blocks of memory, reserved areas or registers
  - **Registers** define the software interface
  - **Fields** describe register bits
  - **Enumerated values** describe field bit pattern intent
- **Register files** group registers and other register files
- Address locations are defined as local offsets






- **Transparent bridge** provides direct access through a component
  - Connects a slave interface to master(s)
  - Component may introduce protocol changes
  - Addressing remains unchanged
- **Opaque bridge** hides the connected IP memory map






- **Channel** connects multiple mirrored bus interfaces into a single bus
  - Slave addresses are consistent for all masters
  - Only one master may initiate a transfer simultaneously






- A model of the system structure
- **Component instances** define sub-components
- **Interconnections** for communication
  - Formalized by Bus definitions
- **Ad-hoc connections** between ports





# SoC HUB Design configurations


- A design is configured by
  - Parameter values
  - Component instance **active views**
- Active view selects the instance implementation
- Cannot add/remove instances or connections





# SoC HUB Component views


- A **view** defines a representation of the component
  - RTL, TLM, simulation, synthesis...
- Refer any combination of instantiations:
  - **Component instantiation** for selecting the implementation
  - **Design instantiation** for identifying the hierarchical design
  - **Design configuration instantiation** for selecting the configuration for the design





# SoC HUB Parameter propagation


- Design may override parameter values in component instances
  - **Configurable element values**
  - Unless set to resolve **immediate** value in the component (default)
- Design instantiation may override design parameters
  - May reference containing component parameters





# SoC HUB Module parameter propagation

- Design configuration may override **module parameters** in component instantiation
- Design configuration instantiation may overried design configuration parameters
  - May reference component parameters
- Propagation rules:
  - Value propagates down one level in hierarchy
  - May only reference parameters in the same document






- Companies seem to be most interested in:
  - File management
    - Help organize IP related files
  - Connectivity
    - Help plug-and-play IP-blocks
    - Benefits the HW team
  - Address definitions
    - Help manage tables of registers and memory maps
    - Benefits the SW team
- The standard is versatile in some respects, limited in others
  - Complementing standards: SystemRDL and Unified Power Format (UPF)



# SoC HUB Practical challenges



- No compatibility of bus/abstraction definitions from different vendors
  - Very few are publicly available
- Trying to force IP-XACT to conform to
  - Overly generic HDL
  - HDL with structure, behavior and configuration mixed
  - (File)name dependencies, virtual libraries
- Vendor extensions complicate data exchange





# SoC HUB Lessons learned from packaging RISC-V

- Open-source RISC-V microprocessor project, PULPino [1], approximately 250 SystemVerilog files across 21 repositories
- The project was packaged with Kactus2 resulting in 95k lines in 169 files [2]
- Enforce good HDL practices early
  - Decouple structure and behavior
  - Design module interfaces carefully
- Reference bus definitions are mandatory for true compatibility of IPs



[1] A. Traber and M. Gautschi, "Pulpino: Datasheet," ETH Zurich, Tech. Rep., 2016. [Online]. Available: <https://github.com/pulp-platform/pulpino/blob/master/doc/datasheet/datasheet.pdf>

[2] E. Pekkarinen and T. D. Hääläinen, "Modeling RISC-V Processor in IP-XACT," 2018 21st Euromicro Conference on Digital System Design (DSD), 2018, pp. 140-147.



# SoC HUB HDL challenge: structure and behavior

- Glue logic for simple data manipulation added as part of structural description
  - Typically multiplexing
- All behavior must be contained within components
  - Move glue logic to new components
  - Impractical for basic ANDs etc.

```
logic is_boot, is_boot_q;
...
boot_rom_wrap
#(
    .DATA_WIDTH ( DATA_WIDTH )
)
boot_rom_wrap_i
(
    .clk      ( clk ),
    .rst_n   ( rst_n ),
    .en_i    ( en_i & is_boot ),
    .addr_i  ( addr_i[`ROM_ADDR_WIDTH-1:0] ),
    .rdata_o ( rdata_boot )
);

assign rdata_o = (is_boot_q == 1'b1) ? rdata_boot : rdata_ram;

always_ff @(posedge clk, negedge rst_n)
begin
    if (rst_n == 1'b0)
        is_boot_q <= 1'b0;
    else
        is_boot_q <= is_boot;
end
```

Snippet from instr\_ram\_wrap.sv



# SoC HUB HDL challenge: conditional structure

- Configuration value enables/disables part of structure
  - Module instantiation
  - Wires
  - Ports
- Very flexible in (System)Verilog
- Inherently IP-XACT structure is static
  - **isPresent** attribute is sufficient where applicable
  - With instances consider creating an alternate design

```
`ifndef VERILATOR
  apb_uart apb_uart_i (
    ...
  );
`else
  apb_uart_sv
  #(
    .APB_ADDR_WIDTH( 3 )
  )
  apb_uart_i
  (
    ...
  );
`endif
```

Snippet from peripherals.sv.



# SoC HUB HDL challenge: generate loops

- Create regular structure
  - Module instantiations
  - Wire connections
- Replace with static instances

```
generate
  genvar i;
  for (i = 0; i < APB_NUM_SLAVES; i = i + 1) begin
    cluster_clock_gating core_clock_gate
    (
      .clk_o      ( clk_int[i]          ),
      .en_i       ( peripheral_clock_gate_ctrl[i] ),
      .test_en_i  ( testmode_i        ),
      .clk_i      ( clk_i             )
    );
  end
endgenerate
```

Snippet from peripherals.sv.



# SoC HUB HDL challenge: configurable interfaces

- Reusable modules with configurable interface
  - N master and M slave interfaces
- Bus interfaces are statically defined.  
Options:
  - Define maximum set, leave any unused unconnected or use isPresent
  - Automatically generate a component with correct number of bus interfaces and ports from a template

```
`include "axi_bus.sv"

module axi_node_intf_wrap
#(
    parameter NB_MASTER      = 4,
    parameter NB_SLAVE       = 4,
    parameter AXI_ADDR_WIDTH = 32,
    ...
)
(
    // Clock and Reset
    input logic clk,
    input logic rst_n,
    input logic test_en_i,

    AXI_BUS.Slave slave[NB_SLAVE-1:0],
    AXI_BUS.Master master[NB_MASTER-1:0],
    // Memory map
    input logic [NB_MASTER-1:0][AXI_ADDR_WIDTH-1:0] start_addr_i,
    input logic [NB_MASTER-1:0][AXI_ADDR_WIDTH-1:0] end_addr_i
);
```

Snippet from axi\_node\_intf\_wrap.sv



SoC HUB





IP-XACT Design Environment



# SoC HUB Project motivation

- IP-XACT the most promising standard for common data exchange format
  - IP integrator companies
  - IP providers, SMEs, subcontractors
  - University teaching and research
- Disjoint effort in tool development
- Commercial IP-XACT tools are:
  - Expensive
  - Difficult to use
  - Disregarding the standard






- Project started in TUT in 2009
  - Collaboration with 9 embedded system companies
  - Since then collaboration/support requested by 20+ companies
- Kactus2 released open-source in 2011
  - Initially a graphical editor for IP-XACT XML
  - Now over 500k lines of C++/Qt in total
- 19,896 downloads since release




<https://github.com/kactus2/kactus2dev>





# SoC HUB Kactus2 structure

- All access to IP-XACT files is controlled by the library interface
  - Data is parsed into model objects
- User input with graphical user interface (GUI) or command-line interface (CLI)
  - Both have access to Python interpreter since version 3.9.0
- A set of available functions are defined in Python API
  - Scripting for batch jobs
  - Access to core functions and library through Kactus2 API
- Extendable with plugins
  - Importers for fast RTL to IP-XACT conversion
  - Generators for code/documentation
  - Source analyzers for file dependency information





# SoC HUB Kactus2 graphical user interface

Toolbar

The screenshot displays the Kactus2 graphical user interface with several windows open:

- Toolbar:** Standard file operations (File, Edit, View, etc.) and configuration tools.
- IP-XACT document library:** Shows a tree view of IP-XACT components and their sub-components.
- Editor space:** A large central area for editing hardware designs, currently showing a table of ports for a component named "core\_example".
- Notification and error messages:** A window showing log messages related to component loading and integrity checks.
- Python console:** An experimental Python 3.8.3 console window.
- Context-sensitive help:** A detailed help window for the "Wire ports editor" feature, explaining port types, directions, and other parameters.
- Selection-sensitive editors:** A window showing a component preview and its internal structure.

IP-XACT  
document  
library

Notification and error messages

Python console

Context-  
sensitive  
help

Selection-  
sensitive  
editors



- Kactus2 groups together bus and abstraction definition
- Abstraction definition includes
  - Qualifiers (address, data, clock, reset, any)
  - Presence (required, optional, illegal)
- Signal conditions can be created
  - e.g. some signal is not allowed in master interface

The screenshot shows the Bus definitions editor interface with three main tabs: General (Bus Definition), Signals (Abstraction Definition), and Wire ports.

**General (Bus Definition) Tab:**

Bus definition	Extended bus definition	Description
Vendor: tut.fi Library: interface Name: spi Version: 1.0	Vendor: Library: Name: Version:	Serial Peripheral Interface bus for multislave full duplex communication.

**Signals (Abstraction Definition) Tab:**

Abstraction definition	Extended abstraction definition	Description
Vendor: tut.fi Library: interface Name: spi.absDef Version: 1.0	Vendor: Library: Name: Version:	

**Wire ports Tab:**

Name	Mode	Presence	Direction	Width	Default value	Driver	Qualifier	System group	Description
MISO	master		in	1					Master input, slave output.
MISO	slave		out	1					Master input, slave output.
MOSI	master		out	1					Master output, slave input.
MOSI	slave		in	1					Master output, slave input.
SCLK	master		out	1					Clock from master to slave.
SCLK	slave		in	1					Clock from master to slave.
SS	master		out						Slave select, may have variable...
SS	slave		in						Slave select, may have variable...



# SoC HUB Component editor


- Define IP details e.g.
  - Ports
  - Parameters
  - Registers
  - Related files, file sets
- File set dependency analysis
- Memory map visualization
- Automatic validity checks

The screenshot displays the SoC HUB Component editor interface, which includes several panels:

- Ports:** A table showing port details for the SPI master component. Columns include Name, #, Name, Direction, Left (higher) bound, f(x), Right (lower) bound, f(x), Width, and Type. Key entries include HCLK, HRESETn, PADDR, PWDATA, PWRITE, PSEL, PENABLE, PRDATA, PREADY, and PSLVERR.
- Memory maps:** A panel showing the SPI memory map configuration. It includes fields for Address block name and description (Name: spi\_registers), Address block definition (Base Address [AUB], f(x): 'h0), Range [AUB], f(x): 'h28, Width [bits], f(x): 32, Is present, f(x):, Usage:, Access:, and Volatile:.
- Registers summary:** A table listing SPI registers with columns: Name, Register name, Offset [AUB], f(x), Size [bits], f(x), and Dimension, f(x). Registers listed include STATUS, CLKDIV, SPICMD, SPIADR, SPILEN, and SPIDUM.
- Memory maps visualization:** A tree view of the memory map structure, showing address ranges and their corresponding components like SPI, spi\_registers, STATUS, CLKDIV, SPICMD, SPIADR, SPILEN, SPIDUM, TXFIFO, and others.
- File dependencies:** A table showing dependencies between files. Columns include Status, Path, Files, #, and Dependencies. The table lists files such as AXL\_BUS.sv, DEBUG\_BUS.sv, axi\_node\_intf\_wrap.sv, clk\_rst\_gen.sv, core\_region.sv, peripherals.sv, pulpino\_top.sv, apb\_bus.sv, apuDefines.sv, axi\_bus.sv, config.sv, debug\_bus.sv, headers/core\_region\_i/, core\_master.h, and dho\_master.h.




- Create hierarchical structure using existing components
- Configure instances
- Speculate with draft instances
- Automatic checks for valid connections





# SoC HUB Memory designer

- Align address spaces with memory maps
  - Multiple components
  - Multiple hierarchy levels
- Resolve register addressing based on connectivity
- HW designer can check address definitions in all components



[1] M. Teuho, E. Pekkarinen and T. Hämäläinen, "Visualization of Memory Map Information in Embedded System Design," 2018 21st Euromicro Conference on Digital System Design (DSD), 2018, pp. 163-166 .



SoC HUB

# Summary



- IP-XACT targets to ease reuse and data exchanged between IP vendors
- Lack of commonly shared bus definitions and examples slow down adoption
- Components and designs capture the SoC structure
- Kactus2 is the open-source IP-XACT tool by Tampere University



# SoC HUB Resources

- SoC Hub: [www.sochub.fi](http://www.sochub.fi)
- Kactus2 home:  
<https://research.tuni.fi/system-on-chip/tools/>
- Kactus2 source code and issue tracking:  
<https://github.com/kactus2/kactus2dev>
- Kactus2 installer download:  
<https://sourceforge.net/projects/kactus2/>
- Kactus2 video tutorials:  
<https://www.youtube.com/user/Kactus2Tutorial/>

