-
Notifications
You must be signed in to change notification settings - Fork 9
/
sai1.rs
1311 lines (1311 loc) · 39.6 KB
/
sai1.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
#[doc = "SAI"]
#[repr(C)]
pub struct RegisterBlock {
#[doc = "Version ID"]
pub VERID: crate::RORegister<u32>,
#[doc = "Parameter"]
pub PARAM: crate::RORegister<u32>,
#[doc = "Transmit Control"]
pub TCSR: crate::RWRegister<u32>,
#[doc = "Transmit Configuration 1"]
pub TCR1: crate::RWRegister<u32>,
#[doc = "Transmit Configuration 2"]
pub TCR2: crate::RWRegister<u32>,
#[doc = "Transmit Configuration 3"]
pub TCR3: crate::RWRegister<u32>,
#[doc = "Transmit Configuration 4"]
pub TCR4: crate::RWRegister<u32>,
#[doc = "Transmit Configuration 5"]
pub TCR5: crate::RWRegister<u32>,
#[doc = "Transmit Data"]
pub TDR: [crate::RWRegister<u32>; 4usize],
_reserved0: [u8; 0x10],
#[doc = "Transmit FIFO"]
pub TFR: [crate::RORegister<u32>; 4usize],
_reserved1: [u8; 0x10],
#[doc = "Transmit Mask"]
pub TMR: crate::RWRegister<u32>,
_reserved2: [u8; 0x24],
#[doc = "Receive Control"]
pub RCSR: crate::RWRegister<u32>,
#[doc = "Receive Configuration 1"]
pub RCR1: crate::RWRegister<u32>,
#[doc = "Receive Configuration 2"]
pub RCR2: crate::RWRegister<u32>,
#[doc = "Receive Configuration 3"]
pub RCR3: crate::RWRegister<u32>,
#[doc = "Receive Configuration 4"]
pub RCR4: crate::RWRegister<u32>,
#[doc = "Receive Configuration 5"]
pub RCR5: crate::RWRegister<u32>,
#[doc = "Receive Data"]
pub RDR: [crate::RORegister<u32>; 4usize],
_reserved3: [u8; 0x10],
#[doc = "Receive FIFO"]
pub RFR: [crate::RORegister<u32>; 4usize],
_reserved4: [u8; 0x10],
#[doc = "Receive Mask"]
pub RMR: crate::RWRegister<u32>,
}
#[doc = "Version ID"]
pub mod VERID {
#[doc = "Feature Specification Number"]
pub mod FEATURE {
pub const offset: u32 = 0;
pub const mask: u32 = 0xffff << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Standard feature set."]
pub const STD: u32 = 0;
}
}
#[doc = "Minor Version Number"]
pub mod MINOR {
pub const offset: u32 = 16;
pub const mask: u32 = 0xff << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Major Version Number"]
pub mod MAJOR {
pub const offset: u32 = 24;
pub const mask: u32 = 0xff << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Parameter"]
pub mod PARAM {
#[doc = "Number of Datalines"]
pub mod DATALINE {
pub const offset: u32 = 0;
pub const mask: u32 = 0x0f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "FIFO Size"]
pub mod FIFO {
pub const offset: u32 = 8;
pub const mask: u32 = 0x0f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Frame Size"]
pub mod FRAME {
pub const offset: u32 = 16;
pub const mask: u32 = 0x0f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Transmit Control"]
pub mod TCSR {
#[doc = "FIFO Request DMA Enable"]
pub mod FRDE {
pub const offset: u32 = 0;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the DMA request."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the DMA request."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Warning DMA Enable"]
pub mod FWDE {
pub const offset: u32 = 1;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the DMA request."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the DMA request."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Request Interrupt Enable"]
pub mod FRIE {
pub const offset: u32 = 8;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Warning Interrupt Enable"]
pub mod FWIE {
pub const offset: u32 = 9;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Error Interrupt Enable"]
pub mod FEIE {
pub const offset: u32 = 10;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Sync Error Interrupt Enable"]
pub mod SEIE {
pub const offset: u32 = 11;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Word Start Interrupt Enable"]
pub mod WSIE {
pub const offset: u32 = 12;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Request Flag"]
pub mod FRF {
pub const offset: u32 = 16;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Transmit FIFO watermark has not been reached."]
pub const NO_FLAG: u32 = 0;
#[doc = "Transmit FIFO watermark has been reached."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "FIFO Warning Flag"]
pub mod FWF {
pub const offset: u32 = 17;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No enabled transmit FIFO is empty."]
pub const DISABLE: u32 = 0;
#[doc = "Enabled transmit FIFO is empty."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Error Flag"]
pub mod FEF {
pub const offset: u32 = 18;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Transmit underrun not detected."]
pub const NO_FLAG: u32 = 0;
#[doc = "Transmit underrun detected."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "Sync Error Flag"]
pub mod SEF {
pub const offset: u32 = 19;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Sync error not detected."]
pub const NO_FLAG: u32 = 0;
#[doc = "Frame sync error detected."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "Word Start Flag"]
pub mod WSF {
pub const offset: u32 = 20;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Start of word not detected."]
pub const NO_FLAG: u32 = 0;
#[doc = "Start of word detected."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "Software Reset"]
pub mod SR {
pub const offset: u32 = 24;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No effect."]
pub const DISABLE: u32 = 0;
#[doc = "Software reset."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Reset"]
pub mod FR {
pub const offset: u32 = 25;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No effect."]
pub const NO_EFFECT: u32 = 0;
#[doc = "FIFO reset."]
pub const RESET: u32 = 0x01;
}
}
#[doc = "Bit Clock Enable"]
pub mod BCE {
pub const offset: u32 = 28;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Transmit bit clock is disabled."]
pub const DISABLE: u32 = 0;
#[doc = "Transmit bit clock is enabled."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Debug Enable"]
pub mod DBGE {
pub const offset: u32 = 29;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Transmitter is disabled in Debug mode, after completing the current frame."]
pub const DISABLE: u32 = 0;
#[doc = "Transmitter is enabled in Debug mode."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Stop Enable"]
pub mod STOPE {
pub const offset: u32 = 30;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Transmitter disabled in Stop mode."]
pub const DISABLE: u32 = 0;
#[doc = "Transmitter enabled in Stop mode."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Transmitter Enable"]
pub mod TE {
pub const offset: u32 = 31;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Transmitter is disabled."]
pub const DISABLE: u32 = 0;
#[doc = "Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame."]
pub const ENABLE: u32 = 0x01;
}
}
}
#[doc = "Transmit Configuration 1"]
pub mod TCR1 {
#[doc = "Transmit FIFO Watermark"]
pub mod TFW {
pub const offset: u32 = 0;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Transmit Configuration 2"]
pub mod TCR2 {
#[doc = "Bit Clock Divide"]
pub mod DIV {
pub const offset: u32 = 0;
pub const mask: u32 = 0xff << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Bit Clock Bypass"]
pub mod BYP {
pub const offset: u32 = 23;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Internal bit clock is generated from bit clock divider."]
pub const DISABLE: u32 = 0;
#[doc = "Internal bit clock is divide by one of the audio master clock."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Bit Clock Direction"]
pub mod BCD {
pub const offset: u32 = 24;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Bit clock is generated externally in Slave mode."]
pub const EXT_IN_SLAVE: u32 = 0;
#[doc = "Bit clock is generated internally in Master mode."]
pub const INT_IN_MASTER: u32 = 0x01;
}
}
#[doc = "Bit Clock Polarity"]
pub mod BCP {
pub const offset: u32 = 25;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge."]
pub const ACTIVE_HIGH: u32 = 0;
#[doc = "Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge."]
pub const ACTIVE_LOW: u32 = 0x01;
}
}
#[doc = "MCLK Select"]
pub mod MSEL {
pub const offset: u32 = 26;
pub const mask: u32 = 0x03 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Bus Clock selected."]
pub const BUS_CLOCK: u32 = 0;
#[doc = "Master Clock (MCLK) 1 option selected."]
pub const MCLK1: u32 = 0x01;
#[doc = "Master Clock (MCLK) 2 option selected."]
pub const MCLK2: u32 = 0x02;
#[doc = "Master Clock (MCLK) 3 option selected."]
pub const MCLK3: u32 = 0x03;
}
}
#[doc = "Bit Clock Input"]
pub mod BCI {
pub const offset: u32 = 28;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No effect."]
pub const DISABLE: u32 = 0;
#[doc = "Internal logic is clocked as if bit clock was externally generated."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Bit Clock Swap"]
pub mod BCS {
pub const offset: u32 = 29;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Use the normal bit clock source."]
pub const DISABLE: u32 = 0;
#[doc = "Swap the bit clock source."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Synchronous Mode"]
pub mod SYNC {
pub const offset: u32 = 30;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Asynchronous mode."]
pub const ASYNC: u32 = 0;
#[doc = "Synchronous with receiver."]
pub const SYNC_W_RX: u32 = 0x01;
}
}
}
#[doc = "Transmit Configuration 3"]
pub mod TCR3 {
#[doc = "Word Flag Configuration"]
pub mod WDFL {
pub const offset: u32 = 0;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Transmit Channel Enable"]
pub mod TCE {
pub const offset: u32 = 16;
pub const mask: u32 = 0x0f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Channel FIFO Reset"]
pub mod CFR {
pub const offset: u32 = 24;
pub const mask: u32 = 0x0f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Transmit Configuration 4"]
pub mod TCR4 {
#[doc = "Frame Sync Direction"]
pub mod FSD {
pub const offset: u32 = 0;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Frame sync is generated externally in Slave mode."]
pub const EXT_IN_SLAVE_MODE: u32 = 0;
#[doc = "Frame sync is generated internally in Master mode."]
pub const INT_IN_MASTER_MODE: u32 = 0x01;
}
}
#[doc = "Frame Sync Polarity"]
pub mod FSP {
pub const offset: u32 = 1;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Frame sync is active high."]
pub const ACTIVE_HIGH: u32 = 0;
#[doc = "Frame sync is active low."]
pub const ACTIVE_LOW: u32 = 0x01;
}
}
#[doc = "On Demand Mode"]
pub mod ONDEM {
pub const offset: u32 = 2;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Internal frame sync is generated continuously."]
pub const CONTINUOUS_FRAME_SYNC: u32 = 0;
#[doc = "Internal frame sync is generated when the FIFO warning flag is clear."]
pub const ON_DEMAND_FRAME_SYNC: u32 = 0x01;
}
}
#[doc = "Frame Sync Early"]
pub mod FSE {
pub const offset: u32 = 3;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Frame sync asserts with the first bit of the frame."]
pub const DISABLE: u32 = 0;
#[doc = "Frame sync asserts one bit before the first bit of the frame."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "MSB First"]
pub mod MF {
pub const offset: u32 = 4;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "LSB is transmitted first."]
pub const DISABLE: u32 = 0;
#[doc = "MSB is transmitted first."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Channel Mode"]
pub mod CHMOD {
pub const offset: u32 = 5;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled."]
pub const TDM_MODE: u32 = 0;
#[doc = "Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled."]
pub const OUTPUT_MODE: u32 = 0x01;
}
}
#[doc = "Sync Width"]
pub mod SYWD {
pub const offset: u32 = 8;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Frame size"]
pub mod FRSZ {
pub const offset: u32 = 16;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "FIFO Packing Mode"]
pub mod FPACK {
pub const offset: u32 = 24;
pub const mask: u32 = 0x03 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "FIFO packing is disabled."]
pub const DISABLED: u32 = 0;
#[doc = "8-bit FIFO packing is enabled."]
pub const EIGHT_BIT_FIFO_PACKING: u32 = 0x02;
#[doc = "16-bit FIFO packing is enabled."]
pub const SIXTEEN_BIT_FIFO_PACKING: u32 = 0x03;
}
}
#[doc = "FIFO Combine Mode"]
pub mod FCOMB {
pub const offset: u32 = 26;
pub const mask: u32 = 0x03 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "FIFO combine mode disabled."]
pub const DISABLED: u32 = 0;
#[doc = "FIFO combine mode enabled on FIFO reads (from transmit shift registers)."]
pub const ENABLED_ON_FIFO_READS: u32 = 0x01;
#[doc = "FIFO combine mode enabled on FIFO writes (by software)."]
pub const ENABLED_ON_FIFO_WRITES: u32 = 0x02;
#[doc = "FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)."]
pub const ENABLED_ON_FIFO_READS_WRITES: u32 = 0x03;
}
}
#[doc = "FIFO Continue on Error"]
pub mod FCONT {
pub const offset: u32 = 28;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared."]
pub const DISABLE: u32 = 0;
#[doc = "On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared."]
pub const ENABLE: u32 = 0x01;
}
}
}
#[doc = "Transmit Configuration 5"]
pub mod TCR5 {
#[doc = "First Bit Shifted"]
pub mod FBT {
pub const offset: u32 = 8;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Word 0 Width"]
pub mod W0W {
pub const offset: u32 = 16;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Word N Width"]
pub mod WNW {
pub const offset: u32 = 24;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Transmit Data"]
pub mod TDR {
#[doc = "Transmit Data Register"]
pub mod TDR {
pub const offset: u32 = 0;
pub const mask: u32 = 0xffff_ffff << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Transmit FIFO"]
pub mod TFR {
#[doc = "Read FIFO Pointer"]
pub mod RFP {
pub const offset: u32 = 0;
pub const mask: u32 = 0x3f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Write FIFO Pointer"]
pub mod WFP {
pub const offset: u32 = 16;
pub const mask: u32 = 0x3f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Write Channel Pointer"]
pub mod WCP {
pub const offset: u32 = 31;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No effect."]
pub const DISABLE: u32 = 0;
#[doc = "FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write."]
pub const ENABLE: u32 = 0x01;
}
}
}
#[doc = "Transmit Mask"]
pub mod TMR {
#[doc = "Transmit Word Mask"]
pub mod TWM {
pub const offset: u32 = 0;
pub const mask: u32 = 0xffff_ffff << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Word N is enabled."]
pub const WORD_N_ENABLED: u32 = 0;
#[doc = "Word N is masked. The transmit data pins are tri-stated or drive zero when masked."]
pub const WORD_N_MASKED: u32 = 0x01;
}
}
}
#[doc = "Receive Control"]
pub mod RCSR {
#[doc = "FIFO Request DMA Enable"]
pub mod FRDE {
pub const offset: u32 = 0;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the DMA request."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the DMA request."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Warning DMA Enable"]
pub mod FWDE {
pub const offset: u32 = 1;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the DMA request."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the DMA request."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Request Interrupt Enable"]
pub mod FRIE {
pub const offset: u32 = 8;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Warning Interrupt Enable"]
pub mod FWIE {
pub const offset: u32 = 9;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Error Interrupt Enable"]
pub mod FEIE {
pub const offset: u32 = 10;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables the interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables the interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Sync Error Interrupt Enable"]
pub mod SEIE {
pub const offset: u32 = 11;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Word Start Interrupt Enable"]
pub mod WSIE {
pub const offset: u32 = 12;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Disables interrupt."]
pub const DISABLE: u32 = 0;
#[doc = "Enables interrupt."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "FIFO Request Flag"]
pub mod FRF {
pub const offset: u32 = 16;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Receive FIFO watermark not reached."]
pub const BELOW_WATERMARK: u32 = 0;
#[doc = "Receive FIFO watermark has been reached."]
pub const WATERMARK_REACHED: u32 = 0x01;
}
}
#[doc = "FIFO Warning Flag"]
pub mod FWF {
pub const offset: u32 = 17;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No enabled receive FIFO is full."]
pub const NOT_FULL: u32 = 0;
#[doc = "Enabled receive FIFO is full."]
pub const FULL: u32 = 0x01;
}
}
#[doc = "FIFO Error Flag"]
pub mod FEF {
pub const offset: u32 = 18;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Receive overflow not detected."]
pub const NO_FLAG: u32 = 0;
#[doc = "Receive overflow detected."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "Sync Error Flag"]
pub mod SEF {
pub const offset: u32 = 19;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Sync error not detected."]
pub const NO_FLAG: u32 = 0;
#[doc = "Frame sync error detected."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "Word Start Flag"]
pub mod WSF {
pub const offset: u32 = 20;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Start of word not detected."]
pub const NO_FLAG: u32 = 0;
#[doc = "Start of word detected."]
pub const FLAG: u32 = 0x01;
}
}
#[doc = "Software Reset"]
pub mod SR {
pub const offset: u32 = 24;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No effect."]
pub const NO_EFFECT: u32 = 0;
#[doc = "Software reset."]
pub const SW_RESET: u32 = 0x01;
}
}
#[doc = "FIFO Reset"]
pub mod FR {
pub const offset: u32 = 25;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "No effect."]
pub const NO_EFFECT: u32 = 0;
#[doc = "FIFO reset."]
pub const FIFO_RESET: u32 = 0x01;
}
}
#[doc = "Bit Clock Enable"]
pub mod BCE {
pub const offset: u32 = 28;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Receive bit clock is disabled."]
pub const DISABLE: u32 = 0;
#[doc = "Receive bit clock is enabled."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Debug Enable"]
pub mod DBGE {
pub const offset: u32 = 29;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Receiver is disabled in Debug mode, after completing the current frame."]
pub const DISABLE: u32 = 0;
#[doc = "Receiver is enabled in Debug mode."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Stop Enable"]
pub mod STOPE {
pub const offset: u32 = 30;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Receiver disabled in Stop mode."]
pub const DISABLE: u32 = 0;
#[doc = "Receiver enabled in Stop mode."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Receiver Enable"]
pub mod RE {
pub const offset: u32 = 31;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Receiver is disabled."]
pub const DISABLE: u32 = 0;
#[doc = "Receiver is enabled, or receiver has been disabled and has not yet reached end of frame."]
pub const ENABLE: u32 = 0x01;
}
}
}
#[doc = "Receive Configuration 1"]
pub mod RCR1 {
#[doc = "Receive FIFO Watermark"]
pub mod RFW {
pub const offset: u32 = 0;
pub const mask: u32 = 0x1f << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
}
#[doc = "Receive Configuration 2"]
pub mod RCR2 {
#[doc = "Bit Clock Divide"]
pub mod DIV {
pub const offset: u32 = 0;
pub const mask: u32 = 0xff << offset;
pub mod R {}
pub mod W {}
pub mod RW {}
}
#[doc = "Bit Clock Bypass"]
pub mod BYP {
pub const offset: u32 = 23;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Internal bit clock is generated from bit clock divider."]
pub const DISABLE: u32 = 0;
#[doc = "Internal bit clock is divide by one of the audio master clock."]
pub const ENABLE: u32 = 0x01;
}
}
#[doc = "Bit Clock Direction"]
pub mod BCD {
pub const offset: u32 = 24;
pub const mask: u32 = 0x01 << offset;
pub mod R {}
pub mod W {}
pub mod RW {
#[doc = "Bit clock is generated externally in Slave mode."]
pub const EXT_SLAVE_MODE: u32 = 0;
#[doc = "Bit clock is generated internally in Master mode."]
pub const INT_MASTER_MODE: u32 = 0x01;
}
}
#[doc = "Bit Clock Polarity"]