Skip to content
Check Rust code

Cache LPSPI CCR[DBT] and CCR[SCKDIV] in memory #715

Sign in to view logs

Cache LPSPI CCR[DBT] and CCR[SCKDIV] in memory

Cache LPSPI CCR[DBT] and CCR[SCKDIV] in memory #715

examples (--example=rtic_spi_blocking --example=rtic_spi_controller --example=rtic_spi_peripheral...

examples (--example=rtic_spi_blocking --example=rtic_spi_controller --example=rtic_spi_peripheral...
succeeded Dec 1, 2024 in 57s