-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathMasterproef.bib
127 lines (111 loc) · 3.71 KB
/
Masterproef.bib
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
@inproceedings{da2012study,
title={Study of combining GPU/FPGA accelerators for High-Performance Computing},
author={Da Silva, Bruno and Braeken, An and D'Hollander, Erik and Touhafi, Abdellah and Cornelis, Jan G and Lemeire, Jan},
booktitle={High-Level Synthesis for High Performance Computing workshop},
pages={1--2},
year={2012},
organization={HiPEAC}
}
@misc{anon._zynq-7000_2013,
title = {Zynq-7000 All Programmable {SoC} Technical Reference Manual},
publisher = {Xilinx},
author = {{Anon.}},
month = mar,
year = {2013}
}
@article{daperformance,
title={Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis tools},
author={da Silva, Bruno and Braeken, An and D’Hollander, Erik H and Touhafi, Abdellah}
}
@article{Williams:2009:RIV:1498765.1498785,
author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
title = {Roofline: An Insightful Visual Performance Model for Multicore Architectures},
journal = {Commun. ACM},
issue_date = {April 2009},
volume = {52},
number = {4},
month = apr,
year = {2009},
issn = {0001-0782},
pages = {65--76},
numpages = {12},
url = {http://doi.acm.org/10.1145/1498765.1498785},
doi = {10.1145/1498765.1498785},
acmid = {1498785},
publisher = {ACM},
address = {New York, NY, USA},
}
@article{spieringsembedded,
title={Embedded platform selection based on the Roofline model},
author={Spierings, Martien and van de Voort, Rob and Corporaal, Henk and Nugteren, Cedric and Goossens, Tom}
}
@article{patterson2004latency,
title={Latency lags bandwith},
author={Patterson, David A},
journal={Communications of the ACM},
volume={47},
number={10},
pages={71--75},
year={2004},
publisher={ACM}
}
@manual{isereleasenotes,
title = "ISE Design Suite 14: Release Notes, Installation, and Licensing",
author = "Anon.",
organization = "Xilinx",
edition = "14.7",
month = "October",
year = "2013",
url = "http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/irn.pdf"
}
@manual{trduserguide,
title = "Zynq-7000 All Programmable SoC ZC702 Base Targeted Reference Design (ISE Design Suite 14.5)",
author = "Anon.",
organization = "Xilinx",
edition = "v4.0",
month = "June",
year = "2013"
}
@book{coussy2008high,
title={High-level synthesis: from algorithm to digital circuit},
author={Coussy, Philippe and Morawiec, Adam},
year={2008},
publisher={Springer}
}
@inproceedings{baaij2010c,
title={C$\lambda$aSH: structural descriptions of synchronous hardware using haskell},
author={Baaij, Christiaan and Kooijman, Matthijs and Kuper, Jan and Boeijink, Arjan and Gerards, Marco},
booktitle={Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference on},
pages={714--721},
year={2010},
organization={IEEE}
}
@article{decaluwe2004myhdl,
title={MyHDL: a python-based hardware description language},
author={Decaluwe, Jan},
journal={Linux journal},
volume={2004},
number={127},
pages={5},
year={2004},
publisher={Belltown Media}
}
@unpublished{hdlcoder,
author = "Anon.",
title = "HDL Coder",
url = "http://www.mathworks.nl/products/hdl-coder/",
note = "http://www.mathworks.nl/products/hdl-coder/"
}
@manual{axivdma,
title = "LogiCORE IP AXI Video Direct Memory Access v5.04a Product Guide",
author = "Anon.",
organization = "Xilinx",
edition = "v5.04a",
month = "December",
year = "2012"
}
@unpublished{gudisite,
author = "Anon.",
title = "GUDI: A combined GP-GPU/FPGA desktop system for accelerating image processing applications (GUDI)",
note = "http://rapptor.ehb.be/index.php/projects/102-gudi"
}