Skip to content

Latest commit

 

History

History
94 lines (55 loc) · 2.27 KB

README.md

File metadata and controls

94 lines (55 loc) · 2.27 KB
Raw

dv-cpu-rv

rvlogo RISC-V Exchange

A five-stages Harvard architecture CPU based on RISC-V.

README of zh_CN version is provided here ./README_zh_CN.md

Feature

  1. Elegant open-source ISA RISC-V based.

  2. Harvard architecture with ITCM and DTCM.

  3. Five-stages pipelined architecture without data hazard.

  4. 2-bit dynamic branch prediction.

  5. Radix-4 Booth-Wallace multiplier.

  6. Radix-4 SRT divider with variable latency.

  7. Supported ISA extended by RISC-V:

  • RV32I, RV64I
  • RV32M, RV64M
  • RV32F, RV64F

Design Guide

The detailed design documentation is provided. ./docs/dv-cpu-doc.pdf

Part of the detailed design schemes (zh_CN ver.) is published to my blog. cnblog:devindd

Simulation

  1. install riscv64-linux-gnu-gcc;

  2. make alias:

    alias rvgcc="riscv64-linux-gnu-gcc"
alias rvobjdump="riscv64-linux-gnu-objdump"

  3. compile c file to obtain assembly codes:

    rvgcc file.c -S [file.s]

  4. use objdump to obtain machine codes:

    rvobjdump -S file.c

Or, use online translater:

https://riscvasm.lucasteske.dev/

1. Modelsim

cd ./core/vsim
vsim -do sim.do

2. VCS+Verdi

cd ./core/sim
make all

Examples

Examples to simulation associated to commits are described in the file ./docs/assembly.md

Reference

[1] Patterson, David. "Computer organization and design RISC-V edition" (2017).

[2] 胡伟武. 计算机体系结构基础. 第3版, 机械工业出版社, 2021. Link

[3] Koren, Israel. "Computer arithmetic algorithms". CRC Press, 2018.

License

Copyright (C) 2023 devin

This repository complies with the GPLv3.0 License.

You can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or any later version.