Skip to content

Actions: chenhy0106/dynamorio

Actions

ci-aarchxx

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ci-aarchxx.yml
48 workflow runs
48 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Rvv test3 ci-aarchxx #23: Pull request #9 synchronize by chenhy0106
June 18, 2024 07:58 32s rvv_test3
rvv_test3
June 18, 2024 07:58 32s
Rvv test3 ci-aarchxx #22: Pull request #9 opened by chenhy0106
June 18, 2024 07:50 9m 0s rvv_test3
rvv_test3
June 18, 2024 07:50 9m 0s
i#6745: Fix timestamp gap in delayed tracing (#6746) ci-aarchxx #21: Commit 3af401b pushed by chenhy0106
June 17, 2024 09:11 1d 9h 12m 11s master
master
June 17, 2024 09:11 1d 9h 12m 11s
i#1569, i#3544 Port sample 'cbr' to AARCH64 and RISCV64. ci-aarchxx #20: Pull request #6 synchronize by ksco
June 17, 2024 09:00 1d 9h 22m 47s port_cbr
port_cbr
June 17, 2024 09:00 1d 9h 22m 47s
i#1569, i#3544 Port sample 'cbr' to AARCH64 and RISCV64. ci-aarchxx #19: Pull request #6 synchronize by chenhy0106
June 17, 2024 08:40 1d 9h 43m 2s port_cbr
port_cbr
June 17, 2024 08:40 1d 9h 43m 2s
Port cbr test ci-aarchxx #18: Pull request #8 opened by chenhy0106
June 4, 2024 04:50 1d 14h 4m 20s port_cbr_test
port_cbr_test
June 4, 2024 04:50 1d 14h 4m 20s
Port cbr test ci-aarchxx #17: Pull request #7 opened by chenhy0106
June 4, 2024 04:40 13m 26s port_cbr_test
port_cbr_test
June 4, 2024 04:40 13m 26s
i#1569, i#3544 Port sample 'cbr' to AARCH64 and RISCV64. ci-aarchxx #16: Pull request #6 opened by chenhy0106
June 3, 2024 13:35 15h 17m 30s port_cbr
port_cbr
June 3, 2024 13:35 15h 17m 30s
i#1569, i#3544 Port sample 'cbr' to AARCH64 and RISCV64. ci-aarchxx #15: Pull request #5 opened by chenhy0106
June 3, 2024 13:26 10m 45s port_cbr
port_cbr
June 3, 2024 13:26 10m 45s
i#1569, i#3544 Port sample 'cbr' to AARCH64 and RISCV64. ci-aarchxx #14: Pull request #4 opened by chenhy0106
June 3, 2024 13:14 7m 12s port_cbr
port_cbr
June 3, 2024 13:14 7m 12s
Support subclassing drmemtrace syscall_mix data (#6834) ci-aarchxx #13: Commit 8419c47 pushed by chenhy0106
June 3, 2024 06:56 6h 25m 34s master
master
June 3, 2024 06:56 6h 25m 34s
i#6822 unscheduled: Add unscheduled-input drmemtrace support (#6826) ci-aarchxx #12: Commit 7673d42 pushed by chenhy0106
May 30, 2024 07:55 1d 10h 27m 49s master
master
May 30, 2024 07:55 1d 10h 27m 49s
i#3544 RV64: Add docs on cross-compiling for RISCV64 on Linux (#6813) ci-aarchxx #11: Commit aea7bc0 pushed by chenhy0106
May 17, 2024 05:25 1d 12h 58m 14s master
master
May 17, 2024 05:25 1d 12h 58m 14s
i#3544 RV64: Add docs on cross-compiling for RISCV64 on Linux. ci-aarchxx #10: Pull request #3 synchronize by chenhy0106
May 17, 2024 04:42 1d 13h 41m 17s riscv_building_dox
riscv_building_dox
May 17, 2024 04:42 1d 13h 41m 17s
i#3544 RV64: Add docs on cross-compiling for RISCV64 on Linux. ci-aarchxx #9: Pull request #3 reopened by chenhy0106
May 16, 2024 08:37 1d 9h 45m 56s riscv_building_dox
riscv_building_dox
May 16, 2024 08:37 1d 9h 45m 56s
i#3544 RV64: Add docs on cross-compiling for RISCV64 on Linux. ci-aarchxx #8: Pull request #3 synchronize by chenhy0106
May 16, 2024 08:35 1d 9h 48m 1s riscv_building_dox
riscv_building_dox
May 16, 2024 08:35 1d 9h 48m 1s
i#6660 dr$sim aliases: Add "-t drmemtrace" (#6811) ci-aarchxx #7: Commit a559edc pushed by chenhy0106
May 16, 2024 08:34 1d 9h 49m 2s master
master
May 16, 2024 08:34 1d 9h 49m 2s
i#3544 RV64: Add docs on cross-compiling for RISCV64 on Linux. ci-aarchxx #6: Pull request #3 synchronize by chenhy0106
May 16, 2024 08:32 36s riscv_building_dox
riscv_building_dox
May 16, 2024 08:32 36s
i#3544 RV64: Add docs on cross-compiling for RISCV64 on Linux. ci-aarchxx #5: Pull request #3 opened by chenhy0106
May 14, 2024 08:09 1d 16h 29m 57s riscv_building_dox
riscv_building_dox
May 14, 2024 08:09 1d 16h 29m 57s
i#3544 RV64 vector part1: Added vector extension encoder/decoder supp… ci-aarchxx #4: Commit f1ce1bc pushed by chenhy0106
May 14, 2024 07:42 1d 16h 57m 24s master
master
May 14, 2024 07:42 1d 16h 57m 24s
i#1551,i#1569,i#3544 Port sample 'cbr' to AARCHXX and RISCV64. ci-aarchxx #3: Pull request #2 opened by chenhy0106
May 13, 2024 12:14 1d 6h 8m 58s port_cbr_to_riscv64
port_cbr_to_riscv64
May 13, 2024 12:14 1d 6h 8m 58s
i#1551,i#1569,i#3544: Port sample 'cbr' to AARCHXX and RISCV64. ci-aarchxx #2: Pull request #1 opened by chenhy0106
May 13, 2024 10:27 1d 7h 56m 15s port_cbr_to_riscv64
port_cbr_to_riscv64
May 13, 2024 10:27 1d 7h 56m 15s
i#3544 RV64: Optimize private memcpy and memset (#6800) ci-aarchxx #1: Commit ef1cd6f pushed by chenhy0106
May 13, 2024 10:06 1d 8h 17m 25s master
master
May 13, 2024 10:06 1d 8h 17m 25s