You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
In VC5, I moved QPU instruction packing to the very end of the compiler pipeline, and the middle (including QIR) works on an unpacked QPU instruction structure full of enums, plus information on the side for tracking the QIR register files (so we can allocate temps). This has felt really nice for writing compiler code on VC5, and we should probably either port it back to VC4 or try writing a VC4 port in the VC5 compiler.
The first step would be to do QPU pack/unpack/disasm in the style of VC5, with unit tests.
The text was updated successfully, but these errors were encountered:
In VC5, I moved QPU instruction packing to the very end of the compiler pipeline, and the middle (including QIR) works on an unpacked QPU instruction structure full of enums, plus information on the side for tracking the QIR register files (so we can allocate temps). This has felt really nice for writing compiler code on VC5, and we should probably either port it back to VC4 or try writing a VC4 port in the VC5 compiler.
The first step would be to do QPU pack/unpack/disasm in the style of VC5, with unit tests.
The text was updated successfully, but these errors were encountered: