forked from enjoy-digital/litex
-
Notifications
You must be signed in to change notification settings - Fork 0
/
setup.py
executable file
·58 lines (55 loc) · 2.02 KB
/
setup.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
#!/usr/bin/env python3
from setuptools import setup
from setuptools import find_packages
setup(
name="litex",
description="Python SoC/Core builder for building FPGA based systems.",
author="Florent Kermarrec",
author_email="[email protected]",
url="http://enjoy-digital.fr",
download_url="https://github.com/enjoy-digital/litex",
test_suite="test",
license="BSD",
python_requires="~=3.6",
install_requires=[
"migen",
"pyserial",
"requests",
"pythondata-software-compiler_rt",
],
packages=find_packages(exclude=("test*", "sim*", "doc*")),
include_package_data=True,
package_data={
'litex.soc.doc': ['static/*']
},
platforms=["Any"],
keywords="HDL ASIC FPGA hardware design",
classifiers=[
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console",
"Development Status :: Alpha",
"Intended Audience :: Developers",
"License :: OSI Approved :: BSD License",
"Operating System :: OS Independent",
"Programming Language :: Python",
],
entry_points={
"console_scripts": [
# full names
"litex_term=litex.tools.litex_term:main",
"litex_server=litex.tools.litex_server:main",
"litex_cli=litex.tools.litex_client:main",
"litex_sim=litex.tools.litex_sim:main",
"litex_read_verilog=litex.tools.litex_read_verilog:main",
"litex_json2dts_linux=litex.tools.litex_json2dts_linux:main",
"litex_json2dts_zephyr=litex.tools.litex_json2dts_zephyr:main",
"litex_json2renode=litex.tools.litex_json2renode:main",
"litex_bare_metal_demo=litex.soc.software.demo.demo:main",
"litex_contributors=litex.tools.litex_contributors:main",
# short names
"lxterm=litex.tools.litex_term:main",
"lxserver=litex.tools.litex_server:main",
"lxsim=litex.tools.litex_sim:main",
],
},
)