You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Rolling counter monitor gets out of sync if CAN bus is independent from the PXI controller. The monitor shall have inhibit/reset inputs to be able to synchronize to the real bus transmission. It also shall not start counting until first actual frame is received. Preferably the counter shall be increased when the frame arrives, not based on the PCL.
Background
I'm trying to monitor a lifecounter in one of messages sent by our ECU. The ECU starts sending frames after powering it up after a certain delay. The rolling counter monitor, however, starts counting immediately after SDF deployment. This causes lack of synchronization between expected counter value and received counter value.
Even if, with some luck, I managed to synchronize expected and received values, the Valid monitor output will glitch unless the expected and incoming clocks are perfectly synchronized.
Regards,
Piotr Falkowski
Hardware Engineer @ ZF
The text was updated successfully, but these errors were encountered:
Issue
Rolling counter monitor gets out of sync if CAN bus is independent from the PXI controller. The monitor shall have inhibit/reset inputs to be able to synchronize to the real bus transmission. It also shall not start counting until first actual frame is received. Preferably the counter shall be increased when the frame arrives, not based on the PCL.
Background
I'm trying to monitor a lifecounter in one of messages sent by our ECU. The ECU starts sending frames after powering it up after a certain delay. The rolling counter monitor, however, starts counting immediately after SDF deployment. This causes lack of synchronization between expected counter value and received counter value.
Even if, with some luck, I managed to synchronize expected and received values, the
Valid
monitor output will glitch unless the expected and incoming clocks are perfectly synchronized.Regards,
Piotr Falkowski
Hardware Engineer @ ZF
The text was updated successfully, but these errors were encountered: