forked from RobertBaruch/vz80core
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathm1_tb
378 lines (378 loc) · 10.9 KB
/
m1_tb
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7ffff58cd3c0 .scope package, "$unit" "$unit" 2 1;
.timescale 0 0;
S_0x7ffff58c0dd0 .scope function.vec4.s8, "_combine_flags" "_combine_flags" 3 97, 3 97 0, S_0x7ffff58cd3c0;
.timescale 0 0;
; Variable _combine_flags is vec4 return value of scope S_0x7ffff58c0dd0
v0x7ffff58eb5a0_0 .var "f1", 7 0;
v0x7ffff58eb680_0 .var "f2", 7 0;
v0x7ffff58eb740_0 .var "mask1", 7 0;
TD_$unit._combine_flags ;
%load/vec4 v0x7ffff58eb5a0_0;
%load/vec4 v0x7ffff58eb740_0;
%and;
%load/vec4 v0x7ffff58eb680_0;
%load/vec4 v0x7ffff58eb740_0;
%inv;
%and;
%or;
%ret/vec4 0, 0, 8; Assign to _combine_flags (store_vec4_to_lval)
%end;
S_0x7ffff58eb820 .scope function.vec4.s8, "_daa_adjustment" "_daa_adjustment" 3 114, 3 114 0, S_0x7ffff58cd3c0;
.timescale 0 0;
; Variable _daa_adjustment is vec4 return value of scope S_0x7ffff58eb820
v0x7ffff58ebb00_0 .var "a", 7 0;
v0x7ffff58ebbe0_0 .var "flag_c", 0 0;
v0x7ffff58ebcb0_0 .var "flag_h", 0 0;
TD_$unit._daa_adjustment ;
%load/vec4 v0x7ffff58ebcb0_0;
%flag_set/vec4 8;
%load/vec4 v0x7ffff58ebb00_0;
%parti/s 4, 0, 2;
%cmpi/u 9, 0, 4;
%flag_or 5, 4; GT is !LE
%flag_inv 5;
%flag_or 5, 8;
%flag_mov 8, 5;
%jmp/0 T_1.0, 8;
%pushi/vec4 6, 0, 8;
%jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
%pushi/vec4 0, 0, 8;
%jmp/0 T_1.1, 8;
; End of false expr.
%blend;
T_1.1;
%load/vec4 v0x7ffff58ebbe0_0;
%flag_set/vec4 8;
%load/vec4 v0x7ffff58ebb00_0;
%parti/s 4, 4, 4;
%cmpi/u 9, 0, 4;
%flag_or 5, 4; GT is !LE
%flag_inv 5;
%flag_or 5, 8;
%flag_mov 8, 5;
%jmp/0 T_1.2, 8;
%pushi/vec4 96, 0, 8;
%jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
%pushi/vec4 0, 0, 8;
%jmp/0 T_1.3, 8;
; End of false expr.
%blend;
T_1.3;
%add;
%ret/vec4 0, 0, 8; Assign to _daa_adjustment (store_vec4_to_lval)
%end;
S_0x7ffff58cd550 .scope module, "m1_tb" "m1_tb" 4 11;
.timescale -6 -6;
v0x7ffff58ecf70_0 .net "A", 15 0, v0x7ffff58ec130_0; 1 drivers
v0x7ffff58ed050_0 .var "D", 7 0;
v0x7ffff58ed120_0 .var "active", 0 0;
v0x7ffff58ed220_0 .var "clk", 0 0;
v0x7ffff58ed2f0_0 .net "data_out", 7 0, v0x7ffff58ec4a0_0; 1 drivers
v0x7ffff58ed390_0 .net "done", 0 0, v0x7ffff58ec5d0_0; 1 drivers
v0x7ffff58ed460_0 .net "nM1", 0 0, v0x7ffff58ec690_0; 1 drivers
v0x7ffff58ed530_0 .net "nMREQ", 0 0, v0x7ffff58ec750_0; 1 drivers
v0x7ffff58ed600_0 .net "nRD", 0 0, v0x7ffff58ec810_0; 1 drivers
v0x7ffff58ed6d0_0 .net "nRFSH", 0 0, v0x7ffff58ec8d0_0; 1 drivers
v0x7ffff58ed7a0_0 .var "nWAIT", 0 0;
v0x7ffff58ed870_0 .var "pc", 15 0;
v0x7ffff58ed940_0 .var "refresh_addr", 15 0;
v0x7ffff58eda10_0 .var "reset", 0 0;
S_0x7ffff58ebd70 .scope module, "m1" "m1" 4 29, 5 8 0, S_0x7ffff58cd550;
.timescale -6 -6;
.port_info 0 /INPUT 1 "clk";
.port_info 1 /INPUT 1 "reset";
.port_info 2 /INPUT 1 "active";
.port_info 3 /INPUT 16 "pc";
.port_info 4 /INPUT 16 "refresh_addr";
.port_info 5 /INPUT 8 "D";
.port_info 6 /INPUT 1 "nWAIT";
.port_info 7 /OUTPUT 16 "A";
.port_info 8 /OUTPUT 1 "nMREQ";
.port_info 9 /OUTPUT 1 "nRD";
.port_info 10 /OUTPUT 1 "nM1";
.port_info 11 /OUTPUT 1 "nRFSH";
.port_info 12 /OUTPUT 8 "data_out";
.port_info 13 /OUTPUT 1 "done";
v0x7ffff58ec130_0 .var "A", 15 0;
v0x7ffff58ec230_0 .net "D", 7 0, v0x7ffff58ed050_0; 1 drivers
v0x7ffff58ec310_0 .net "active", 0 0, v0x7ffff58ed120_0; 1 drivers
v0x7ffff58ec3e0_0 .net "clk", 0 0, v0x7ffff58ed220_0; 1 drivers
v0x7ffff58ec4a0_0 .var "data_out", 7 0;
v0x7ffff58ec5d0_0 .var "done", 0 0;
v0x7ffff58ec690_0 .var "nM1", 0 0;
v0x7ffff58ec750_0 .var "nMREQ", 0 0;
v0x7ffff58ec810_0 .var "nRD", 0 0;
v0x7ffff58ec8d0_0 .var "nRFSH", 0 0;
v0x7ffff58ec990_0 .net "nWAIT", 0 0, v0x7ffff58ed7a0_0; 1 drivers
v0x7ffff58eca50_0 .net "pc", 15 0, v0x7ffff58ed870_0; 1 drivers
v0x7ffff58ecb30_0 .var "phase", 1 0;
v0x7ffff58ecc10_0 .net "refresh_addr", 15 0, v0x7ffff58ed940_0; 1 drivers
v0x7ffff58eccf0_0 .net "reset", 0 0, v0x7ffff58eda10_0; 1 drivers
E_0x7ffff58c1cf0 .event negedge, v0x7ffff58ec3e0_0;
E_0x7ffff58c3e50 .event posedge, v0x7ffff58eccf0_0, v0x7ffff58ec3e0_0;
.scope S_0x7ffff58ebd70;
T_2 ;
%wait E_0x7ffff58c3e50;
%load/vec4 v0x7ffff58eccf0_0;
%flag_set/vec4 8;
%jmp/0xz T_2.0, 8;
%pushi/vec4 0, 0, 2;
%assign/vec4 v0x7ffff58ecb30_0, 0;
%pushi/vec4 0, 0, 16;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%pushi/vec4 0, 0, 8;
%assign/vec4 v0x7ffff58ec4a0_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec5d0_0, 0;
%jmp T_2.1;
T_2.0 ;
%load/vec4 v0x7ffff58ec310_0;
%flag_set/vec4 8;
%jmp/0xz T_2.2, 8;
%load/vec4 v0x7ffff58ecb30_0;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_2.4, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_2.5, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_2.6, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_2.7, 6;
%jmp T_2.8;
T_2.4 ;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec5d0_0, 0;
%load/vec4 v0x7ffff58eca50_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%jmp T_2.8;
T_2.5 ;
%load/vec4 v0x7ffff58eca50_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%jmp T_2.8;
T_2.6 ;
%load/vec4 v0x7ffff58ecc10_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%load/vec4 v0x7ffff58ec230_0;
%assign/vec4 v0x7ffff58ec4a0_0, 0;
%jmp T_2.8;
T_2.7 ;
%load/vec4 v0x7ffff58ecc10_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%jmp T_2.8;
T_2.8 ;
%pop/vec4 1;
T_2.2 ;
T_2.1 ;
%jmp T_2;
.thread T_2;
.scope S_0x7ffff58ebd70;
T_3 ;
%wait E_0x7ffff58c1cf0;
%load/vec4 v0x7ffff58eccf0_0;
%nor/r;
%load/vec4 v0x7ffff58ec310_0;
%and;
%flag_set/vec4 8;
%jmp/0xz T_3.0, 8;
%load/vec4 v0x7ffff58ecb30_0;
%dup/vec4;
%pushi/vec4 0, 0, 2;
%cmp/u;
%jmp/1 T_3.2, 6;
%dup/vec4;
%pushi/vec4 1, 0, 2;
%cmp/u;
%jmp/1 T_3.3, 6;
%dup/vec4;
%pushi/vec4 2, 0, 2;
%cmp/u;
%jmp/1 T_3.4, 6;
%dup/vec4;
%pushi/vec4 3, 0, 2;
%cmp/u;
%jmp/1 T_3.5, 6;
%jmp T_3.6;
T_3.2 ;
%load/vec4 v0x7ffff58eca50_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%load/vec4 v0x7ffff58ecb30_0;
%addi 1, 0, 2;
%assign/vec4 v0x7ffff58ecb30_0, 0;
%jmp T_3.6;
T_3.3 ;
%load/vec4 v0x7ffff58eca50_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%load/vec4 v0x7ffff58ec990_0;
%flag_set/vec4 8;
%jmp/0xz T_3.7, 8;
%load/vec4 v0x7ffff58ecb30_0;
%addi 1, 0, 2;
%assign/vec4 v0x7ffff58ecb30_0, 0;
T_3.7 ;
%jmp T_3.6;
T_3.4 ;
%load/vec4 v0x7ffff58ecc10_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%load/vec4 v0x7ffff58ecb30_0;
%addi 1, 0, 2;
%assign/vec4 v0x7ffff58ecb30_0, 0;
%jmp T_3.6;
T_3.5 ;
%load/vec4 v0x7ffff58ecc10_0;
%assign/vec4 v0x7ffff58ec130_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec750_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec810_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec690_0, 0;
%pushi/vec4 0, 0, 1;
%assign/vec4 v0x7ffff58ec8d0_0, 0;
%load/vec4 v0x7ffff58ecb30_0;
%addi 1, 0, 2;
%assign/vec4 v0x7ffff58ecb30_0, 0;
%pushi/vec4 1, 0, 1;
%assign/vec4 v0x7ffff58ec5d0_0, 0;
%jmp T_3.6;
T_3.6 ;
%pop/vec4 1;
T_3.0 ;
%jmp T_3;
.thread T_3;
.scope S_0x7ffff58cd550;
T_4 ;
%pushi/vec4 1, 0, 1;
%store/vec4 v0x7ffff58eda10_0, 0, 1;
%pushi/vec4 0, 0, 1;
%store/vec4 v0x7ffff58ed220_0, 0, 1;
%pushi/vec4 0, 0, 1;
%store/vec4 v0x7ffff58ed120_0, 0, 1;
%pushi/vec4 0, 0, 16;
%store/vec4 v0x7ffff58ed870_0, 0, 16;
%pushi/vec4 0, 0, 16;
%store/vec4 v0x7ffff58ed940_0, 0, 16;
%pushi/vec4 0, 0, 8;
%store/vec4 v0x7ffff58ed050_0, 0, 8;
%end;
.thread T_4, $init;
.scope S_0x7ffff58cd550;
T_5 ;
%delay 5, 0;
%load/vec4 v0x7ffff58ed220_0;
%inv;
%store/vec4 v0x7ffff58ed220_0, 0, 1;
%jmp T_5;
.thread T_5;
.scope S_0x7ffff58cd550;
T_6 ;
%vpi_call/w 4 49 "$dumpfile", "m1_tb.vcd" {0 0 0};
%vpi_call/w 4 50 "$dumpvars" {0 0 0};
%delay 15, 0;
%pushi/vec4 0, 0, 1;
%store/vec4 v0x7ffff58eda10_0, 0, 1;
%pushi/vec4 1, 0, 1;
%store/vec4 v0x7ffff58ed120_0, 0, 1;
%pushi/vec4 4660, 0, 16;
%store/vec4 v0x7ffff58ed870_0, 0, 16;
%pushi/vec4 65244, 0, 16;
%store/vec4 v0x7ffff58ed940_0, 0, 16;
%pushi/vec4 137, 0, 8;
%store/vec4 v0x7ffff58ed050_0, 0, 8;
%pushi/vec4 1, 0, 1;
%store/vec4 v0x7ffff58ed7a0_0, 0, 1;
%delay 100, 0;
%vpi_call/w 4 61 "$finish" {0 0 0};
%end;
.thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
"N/A";
"<interactive>";
"-";
"./z80.vh";
"m1_tb.sv";
"./m1.sv";