How to run these files: iverilog -o <x>.vvb <x>.v <x>.v vvp <x>.vvb gtkwave <x>.vcd Simulation output of the UART protocol implemented in verilog
