-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathcy_capsense_generator_v3.h
515 lines (471 loc) · 45.8 KB
/
cy_capsense_generator_v3.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
/***************************************************************************//**
* \file cy_capsense_generator_v3.h
* \version 3.0
*
* \brief
* This file provides the function prototypes specific to the register
* map generation module.
*
********************************************************************************
* \copyright
* Copyright 2020, Cypress Semiconductor Corporation. All rights reserved.
* You may use this file only in accordance with the license, terms, conditions,
* disclaimers, and limitations in the end user license agreement accompanying
* the software package with which this file was provided.
*******************************************************************************/
#if !defined(CY_CAPSENSE_GENERATOR_V3_H)
#define CY_CAPSENSE_GENERATOR_V3_H
#include "cy_capsense_common.h"
#include "cy_capsense_structure.h"
#include "cy_capsense_sm_base_full_wave_v3.h"
#if (defined(CY_IP_M0S8MSCV3))
#if defined(__cplusplus)
extern "C" {
#endif
/*******************************************************************************
* Function Prototypes
*******************************************************************************/
/******************************************************************************/
/** \cond SECTION_CAPSENSE_INTERNAL */
/** \addtogroup group_capsense_internal *//** \{ */
/******************************************************************************/
cy_capsense_status_t Cy_CapSense_GenerateBaseConfig(
uint32_t chIndex,
cy_stc_capsense_context_t * context);
cy_capsense_status_t Cy_CapSense_GenerateSensorConfig(
uint32_t chIndex,
uint32_t scanSlot,
uint32_t * ptrSensorCfg,
cy_stc_capsense_context_t * context);
cy_capsense_status_t Cy_CapSense_GenerateAllSensorConfig(
uint32_t chId,
uint32_t * ptrSensorCfg,
cy_stc_capsense_context_t * context);
cy_capsense_status_t Cy_CapSense_GenerateCdacConfig(
uint32_t scanSlot,
uint32_t * ptrSensorCfg,
cy_stc_capsense_context_t * context);
/** \} \endcond */
/*******************************************************************************
* Definition
*******************************************************************************/
extern const cy_stc_msc_base_config_t cy_capsense_smTemplate;
/*******************************************************************************
* Sensor Config Register indexes in the frame
*******************************************************************************/
#define CY_CAPSENSE_SNS_SW_SEL_CSW_MASK2_INDEX (0u)
#define CY_CAPSENSE_SNS_SW_SEL_CSW_MASK1_INDEX (1u)
#define CY_CAPSENSE_SNS_SW_SEL_CSW_MASK0_INDEX (2u)
#define CY_CAPSENSE_SNS_SCAN_CTL_INDEX (3u)
#define CY_CAPSENSE_SNS_CDAC_CTL_INDEX (4u)
#define CY_CAPSENSE_SNS_CTL_INDEX (5u)
/*******************************************************************************
* Register definition for FW CSD CTRLMUX with Active Shielding
*******************************************************************************/
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_CTRLMUX_REG_SW_SEL_TOP_MASK (0x4FFC0000UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_CTRLMUX_REG_SW_SEL_SH_MASK (0x80050000UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_CTRLMUX_REG_SW_SEL_TOP_VALUE (0x44280000UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_CTRLMUX_REG_SW_SEL_SH_VALUE (0x80050000UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_CTRLMUX_REG_SW_SEL_CSW_VALUE (0x84022000UL)
/*******************************************************************************
* Register definition for FW CSD CTRLMUX with Passive Shielding
*******************************************************************************/
#define CY_CAPSENSE_FW_SHIELD_PASSIVE_CTRLMUX_REG_SW_SEL_TOP_MASK (0x0FFC0000UL)
#define CY_CAPSENSE_FW_SHIELD_PASSIVE_CTRLMUX_REG_SW_SEL_TOP_VALUE (0x09880000UL)
#define CY_CAPSENSE_FW_SHIELD_PASSIVE_CTRLMUX_REG_SW_SEL_CSW_VALUE (0x89080000UL)
/*******************************************************************************
* Register definition for FW CSD AMUX with Active Shielding
*******************************************************************************/
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_AMUX_REG_SW_SEL_TOP_MASK (0x40000000UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_AMUX_REG_SW_SEL_SH_MASK (0x80010100UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_AMUX_REG_SW_SEL_TOP_VALUE (0x40000000UL)
#define CY_CAPSENSE_FW_SHIELD_ACTIVE_AMUX_REG_SW_SEL_SH_VALUE (0x80010100UL)
/*******************************************************************************
* Masks definition for Compensation CAPDAC Control
*******************************************************************************/
#define CY_CAPSENSE_CCOMP_CDAC_CTL_MASK (MSC_CCOMP_CDAC_CTL_SEL_CO_PRO_OFFSET_Msk |\
MSC_CCOMP_CDAC_CTL_EPILOGUE_EN_Msk)
#define CY_CAPSENSE_CCOMP_CDAC_SW_SEL_MASK (MSC_SW_SEL_CDAC_CO_SW_COTCA_Msk |\
MSC_SW_SEL_CDAC_CO_SW_COCB_Msk |\
MSC_SW_SEL_CDAC_CO_SW_COTV_Msk |\
MSC_SW_SEL_CDAC_CO_SW_COTG_Msk |\
MSC_SW_SEL_CDAC_CO_SW_COBV_Msk |\
MSC_SW_SEL_CDAC_CO_SW_COBG_Msk)
#define CY_CAPSENSE_ENABLE_CCOMP_CDAC_CTL_SEL_VALUE ((0x33u << MSC_CCOMP_CDAC_CTL_SEL_CO_PRO_OFFSET_Pos) |\
(0x00u << MSC_CCOMP_CDAC_CTL_EPILOGUE_EN_Pos))
#define CY_CAPSENSE_ENABLE_CCOMP_CDAC_SW_SEL_VALUE ((0x03u << MSC_SW_SEL_CDAC_CO_SW_COTCA_Pos) |\
(0x02u << MSC_SW_SEL_CDAC_CO_SW_COCB_Pos) |\
(0x00u << MSC_SW_SEL_CDAC_CO_SW_COTV_Pos) |\
(0x00u << MSC_SW_SEL_CDAC_CO_SW_COTG_Pos) |\
(0x02u << MSC_SW_SEL_CDAC_CO_SW_COBV_Pos) |\
(0x03u << MSC_SW_SEL_CDAC_CO_SW_COBG_Pos))
/*******************************************************************************
* Masks definition for CAPDAC Dithering Control
*******************************************************************************/
#define CY_CAPSENSE_CSD_FW_CAPDAC_DITHERING_REG_SW_SEL_CDAC_FL_VALUE (0x00763223uL)
#define CY_CAPSENSE_CSX_FW_CAPDAC_DITHERING_REG_SW_SEL_CDAC_FL_VALUE (0x00320054uL)
/*******************************************************************************
* The MODE_SW_SEL_TOP register configuration for the FW CSX
*******************************************************************************/
#define CY_CAPSENSE_CSX_FW_CTLMUX_MODE_SW_SEL_TOP_VALUE (1u << MSC_MODE_SW_SEL_TOP_SHG_Pos)
#define CY_CAPSENSE_CSX_FW_AMUX_MODE_SW_SEL_TOP_VALUE ((2u << MSC_MODE_SW_SEL_TOP_AYA_CTL_Pos) |\
(1u << MSC_MODE_SW_SEL_TOP_AYA_EN_Pos) |\
(2u << MSC_MODE_SW_SEL_TOP_AYB_CTL_Pos) |\
(1u << MSC_MODE_SW_SEL_TOP_AYB_EN_Pos) |\
(1u << MSC_MODE_SW_SEL_TOP_SHG_Pos))
/* CSW0 = RX MUX */
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW0_RX_VALUE \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_SW_SNCA << MSC_SW_SEL_CSW_SW_SNCA_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_SW_SNCB << MSC_SW_SEL_CSW_SW_SNCB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_SW_SNCC << MSC_SW_SEL_CSW_SW_SNCC_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_SW_SNCV << MSC_SW_SEL_CSW_SW_SNCV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_SW_SNCG << MSC_SW_SEL_CSW_SW_SNCG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_REF_MODE << MSC_SW_SEL_CSW_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW0_FLD_ENABLED << MSC_SW_SEL_CSW_ENABLED_Pos))
/* CSW1 = Positive TX MUX */
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW1_TX_VALUE \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_SW_SNCA << MSC_SW_SEL_CSW_SW_SNCA_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_SW_SNCB << MSC_SW_SEL_CSW_SW_SNCB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_SW_SNCC << MSC_SW_SEL_CSW_SW_SNCC_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_SW_SNCV << MSC_SW_SEL_CSW_SW_SNCV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_SW_SNCG << MSC_SW_SEL_CSW_SW_SNCG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_REF_MODE << MSC_SW_SEL_CSW_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW1_FLD_ENABLED << MSC_SW_SEL_CSW_ENABLED_Pos))
/* CSW2 = Negative TX MUX */
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW2_NEG_TX_VALUE \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_SW_SNCA << MSC_SW_SEL_CSW_SW_SNCA_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_SW_SNCB << MSC_SW_SEL_CSW_SW_SNCB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_SW_SNCC << MSC_SW_SEL_CSW_SW_SNCC_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_SW_SNCV << MSC_SW_SEL_CSW_SW_SNCV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_SW_SNCG << MSC_SW_SEL_CSW_SW_SNCG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_REF_MODE << MSC_SW_SEL_CSW_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW2_FLD_ENABLED << MSC_SW_SEL_CSW_ENABLED_Pos))
/* CSW3 = Cs Sensor MUX */
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW3_SNS_VALUE \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_SW_SNCA << MSC_SW_SEL_CSW_SW_SNCA_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_SW_SNCB << MSC_SW_SEL_CSW_SW_SNCB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_SW_SNCC << MSC_SW_SEL_CSW_SW_SNCC_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_SW_SNCV << MSC_SW_SEL_CSW_SW_SNCV_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_SW_SNCG << MSC_SW_SEL_CSW_SW_SNCG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_REF_MODE << MSC_SW_SEL_CSW_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW3_FLD_ENABLED << MSC_SW_SEL_CSW_ENABLED_Pos))
/* CSW4 = Shield MUX for grounded shield */
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW4_GND_VALUE \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_SW_SNCA << MSC_SW_SEL_CSW_SW_SNCA_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_SW_SNCB << MSC_SW_SEL_CSW_SW_SNCB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_SW_SNCC << MSC_SW_SEL_CSW_SW_SNCC_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_SW_SNCV << MSC_SW_SEL_CSW_SW_SNCV_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_SW_SNCG << MSC_SW_SEL_CSW_SW_SNCG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_REF_MODE << MSC_SW_SEL_CSW_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_SW_SEL_CSW4_FLD_ENABLED << MSC_SW_SEL_CSW_ENABLED_Pos)) \
/* CSW4 = High Z */
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW5_HIGH_Z_VALUE (0u)
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW0_RX_INDEX (0u)
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW1_TX_INDEX (1u)
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW2_NEG_TX_INDEX (2u)
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW3_SNS_INDEX (3u)
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW4_GND_INDEX (4u)
#define CY_CAPSENSE_SM_REG_SW_SEL_CSW5_HIGH_Z_INDEX (5u)
#define CY_CAPSENSE_CSD_RM_SENSING_METHOD_INDEX (0u)
#define CY_CAPSENSE_CSX_RM_SENSING_METHOD_INDEX (1u)
/** Initialization of sensing method template variable */
#define CY_CAPSENSE_SENSING_METHOD_BASE_TEMPLATE \
{ \
.ctl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_SENSE_EN << MSC_CTL_SENSE_EN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_MSCCMP_EN << MSC_CTL_MSCCMP_EN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_CLK_SYNC_EN << MSC_CTL_CLK_SYNC_EN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_EXT_FRAME_START_EN << MSC_CTL_EXT_FRAME_START_EN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_OPERATING_MODE << MSC_CTL_OPERATING_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_BUF_MODE << MSC_CTL_BUF_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_CLK_MSC_RATIO << MSC_CTL_CLK_MSC_RATIO_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CTL_FLD_ENABLED << MSC_CTL_ENABLED_Pos)), \
.spare = \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SPARE_FLD_SPARE), \
.scanCtl1 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL1_FLD_NUM_AUTO_RESAMPLE << MSC_SCAN_CTL1_NUM_AUTO_RESAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL1_FLD_RESCAN_DEBUG_MODE << MSC_SCAN_CTL1_RESCAN_DEBUG_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL1_FLD_NUM_SAMPLES << MSC_SCAN_CTL1_NUM_SAMPLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL1_FLD_RAW_COUNT_MODE << MSC_SCAN_CTL1_RAW_COUNT_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL1_FLD_DEBUG_CONV_PH_SEL << MSC_SCAN_CTL1_DEBUG_CONV_PH_SEL_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL1_FLD_FRAME_START_PTR << MSC_SCAN_CTL1_FRAME_START_PTR_Pos)), \
.scanCtl2 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL2_FLD_NUM_EPI_CYCLES << MSC_SCAN_CTL2_NUM_EPI_CYCLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL2_FLD_CHOP_POL << MSC_SCAN_CTL2_CHOP_POL_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SCAN_CTL2_FLD_CHOP_EVEN_HOLD_EN << MSC_SCAN_CTL2_CHOP_EVEN_HOLD_EN_Pos)), \
.initCtl1 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL1_FLD_NUM_INIT_CMOD_12_RAIL_CYCLES << MSC_INIT_CTL1_NUM_INIT_CMOD_12_RAIL_CYCLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL1_FLD_NUM_INIT_CMOD_12_SHORT_CYCLES << MSC_INIT_CTL1_NUM_INIT_CMOD_12_SHORT_CYCLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL1_FLD_PER_SAMPLE << MSC_INIT_CTL1_PER_SAMPLE_Pos)), \
.initCtl2 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL2_FLD_NUM_INIT_CMOD_34_RAIL_CYCLES << MSC_INIT_CTL2_NUM_INIT_CMOD_34_RAIL_CYCLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL2_FLD_NUM_INIT_CMOD_34_SHORT_CYCLES << MSC_INIT_CTL2_NUM_INIT_CMOD_34_SHORT_CYCLES_Pos)), \
.initCtl3 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL3_FLD_NUM_PRO_OFFSET_CYCLES << MSC_INIT_CTL3_NUM_PRO_OFFSET_CYCLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL3_FLD_NUM_PRO_OFFSET_TRIPS << MSC_INIT_CTL3_NUM_PRO_OFFSET_TRIPS_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL3_FLD_CMOD_SEL << MSC_INIT_CTL3_CMOD_SEL_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL3_FLD_INIT_MODE << MSC_INIT_CTL3_INIT_MODE_Pos)), \
.initCtl4 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL4_FLD_NUM_PRO_DUMMY_SUB_CONVS << MSC_INIT_CTL4_NUM_PRO_DUMMY_SUB_CONVS_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INIT_CTL4_FLD_NUM_PRO_WAIT_CYCLES << MSC_INIT_CTL4_NUM_PRO_WAIT_CYCLES_Pos)), \
.senseDutyCtl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SENSE_DUTY_CTL_FLD_PHASE_WIDTH << MSC_SENSE_DUTY_CTL_PHASE_WIDTH_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_CYCLES << MSC_SENSE_DUTY_CTL_PHASE_SHIFT_CYCLES_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SENSE_DUTY_CTL_FLD_PHASE_WIDTH_SEL << MSC_SENSE_DUTY_CTL_PHASE_WIDTH_SEL_Pos)), \
.sensePeriodCtl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SENSE_PERIOD_CTL_FLD_LFSR_POLY << MSC_SENSE_PERIOD_CTL_LFSR_POLY_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SENSE_PERIOD_CTL_FLD_LFSR_SCALE << MSC_SENSE_PERIOD_CTL_LFSR_SCALE_Pos)), \
.filterCtl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_FILTER_CTL_FLD_BIT_FORMAT << MSC_FILTER_CTL_BIT_FORMAT_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_FILTER_CTL_FLD_FILTER_MODE << MSC_FILTER_CTL_FILTER_MODE_Pos)), \
.ccompCdacCtl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CCOMP_CDAC_CTL_FLD_SEL_CO_PRO_OFFSET << MSC_CCOMP_CDAC_CTL_SEL_CO_PRO_OFFSET_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CCOMP_CDAC_CTL_FLD_EPILOGUE_EN << MSC_CCOMP_CDAC_CTL_EPILOGUE_EN_Pos)), \
.ditherCdacCtl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_DITHER_CDAC_CTL_FLD_SEL_FL << MSC_DITHER_CDAC_CTL_SEL_FL_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_DITHER_CDAC_CTL_FLD_LFSR_POLY_FL << MSC_DITHER_CDAC_CTL_LFSR_POLY_FL_Pos)), \
.cswCtl = \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_CSW_CTL_FLD_CSW_FUNC_MODE), \
.swSelGpio = \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_CSD_SENSE << MSC_SW_SEL_GPIO_SW_CSD_SENSE_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_CSD_SHIELD << MSC_SW_SEL_GPIO_SW_CSD_SHIELD_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_CSD_MUTUAL << MSC_SW_SEL_GPIO_SW_CSD_MUTUAL_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_CSD_POLARITY << MSC_SW_SEL_GPIO_SW_CSD_POLARITY_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_CSD_CHARGE << MSC_SW_SEL_GPIO_SW_CSD_CHARGE_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_DSI_CMOD << MSC_SW_SEL_GPIO_SW_DSI_CMOD_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_GPIO_REG_SW_SEL_GPIO_FLD_SW_DSI_CSH_TANK << MSC_SW_SEL_GPIO_SW_DSI_CSH_TANK_Pos)), \
.swSelCdacRe = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_RE_FLD_SW_RETCA << MSC_SW_SEL_CDAC_RE_SW_RETCA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_RE_FLD_SW_RECB << MSC_SW_SEL_CDAC_RE_SW_RECB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_RE_FLD_SW_RETV << MSC_SW_SEL_CDAC_RE_SW_RETV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_RE_FLD_SW_RETG << MSC_SW_SEL_CDAC_RE_SW_RETG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_RE_FLD_SW_REBV << MSC_SW_SEL_CDAC_RE_SW_REBV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_RE_FLD_SW_REBG << MSC_SW_SEL_CDAC_RE_SW_REBG_Pos)), \
.swSelCdacCo = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CO_FLD_SW_COTCA << MSC_SW_SEL_CDAC_CO_SW_COTCA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CO_FLD_SW_COCB << MSC_SW_SEL_CDAC_CO_SW_COCB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CO_FLD_SW_COTV << MSC_SW_SEL_CDAC_CO_SW_COTV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CO_FLD_SW_COTG << MSC_SW_SEL_CDAC_CO_SW_COTG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CO_FLD_SW_COBV << MSC_SW_SEL_CDAC_CO_SW_COBV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CO_FLD_SW_COBG << MSC_SW_SEL_CDAC_CO_SW_COBG_Pos)), \
.swSelCdacCf = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CF_FLD_SW_CFTCA << MSC_SW_SEL_CDAC_CF_SW_CFTCA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CF_FLD_SW_CFTCB << MSC_SW_SEL_CDAC_CF_SW_CFTCB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CF_FLD_SW_CFTV << MSC_SW_SEL_CDAC_CF_SW_CFTV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CF_FLD_SW_CFTG << MSC_SW_SEL_CDAC_CF_SW_CFTG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CF_FLD_SW_CFBV << MSC_SW_SEL_CDAC_CF_SW_CFBV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CDAC_CF_FLD_SW_CFBG << MSC_SW_SEL_CDAC_CF_SW_CFBG_Pos)), \
.swSelCmod1 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_SW_C1CA << MSC_SW_SEL_CMOD1_SW_C1CA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_SW_C1CB << MSC_SW_SEL_CMOD1_SW_C1CB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_SW_C1CC << MSC_SW_SEL_CMOD1_SW_C1CC_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_SW_C1CV << MSC_SW_SEL_CMOD1_SW_C1CV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_SW_C1CG << MSC_SW_SEL_CMOD1_SW_C1CG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_REF_MODE << MSC_SW_SEL_CMOD1_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD1_FLD_ENABLED << MSC_SW_SEL_CMOD1_ENABLED_Pos)), \
.swSelCmod2 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_SW_C2CA << MSC_SW_SEL_CMOD2_SW_C2CA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_SW_C2CB << MSC_SW_SEL_CMOD2_SW_C2CB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_SW_C2CC << MSC_SW_SEL_CMOD2_SW_C2CC_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_SW_C2CV << MSC_SW_SEL_CMOD2_SW_C2CV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_SW_C2CG << MSC_SW_SEL_CMOD2_SW_C2CG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_REF_MODE << MSC_SW_SEL_CMOD2_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD2_FLD_ENABLED << MSC_SW_SEL_CMOD2_ENABLED_Pos)), \
.swSelCmod3 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_SW_C3CA << MSC_SW_SEL_CMOD3_SW_C3CA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_SW_C3CB << MSC_SW_SEL_CMOD3_SW_C3CB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_SW_C3CC << MSC_SW_SEL_CMOD3_SW_C3CC_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_SW_C3CV << MSC_SW_SEL_CMOD3_SW_C3CV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_SW_C3CG << MSC_SW_SEL_CMOD3_SW_C3CG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_REF_MODE << MSC_SW_SEL_CMOD3_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD3_FLD_ENABLED << MSC_SW_SEL_CMOD3_ENABLED_Pos)), \
.swSelCmod4 = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_SW_C4CA << MSC_SW_SEL_CMOD4_SW_C4CA_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_SW_C4CB << MSC_SW_SEL_CMOD4_SW_C4CB_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_SW_C4CC << MSC_SW_SEL_CMOD4_SW_C4CC_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_SW_C4CV << MSC_SW_SEL_CMOD4_SW_C4CV_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_SW_C4CG << MSC_SW_SEL_CMOD4_SW_C4CG_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_REF_MODE << MSC_SW_SEL_CMOD4_REF_MODE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_SW_SEL_CMOD4_FLD_ENABLED << MSC_SW_SEL_CMOD4_ENABLED_Pos)), \
.obsCtl = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_OBS_CTL_FLD_OBSERVE0 << MSC_OBS_CTL_OBSERVE0_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_OBS_CTL_FLD_OBSERVE1 << MSC_OBS_CTL_OBSERVE1_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_OBS_CTL_FLD_OBSERVE2 << MSC_OBS_CTL_OBSERVE2_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_OBS_CTL_FLD_OBSERVE3 << MSC_OBS_CTL_OBSERVE3_Pos)), \
.intr = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_SUB_SAMPLE << MSC_INTR_SUB_SAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_SAMPLE << MSC_INTR_SAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_SCAN << MSC_INTR_SCAN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_INIT << MSC_INTR_INIT_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_FRAME << MSC_INTR_FRAME_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_FIFO_UNDERFLOW << MSC_INTR_FIFO_UNDERFLOW_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_FLD_FIFO_OVERFLOW << MSC_INTR_FIFO_OVERFLOW_Pos)), \
.intrSet = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_SUB_SAMPLE << MSC_INTR_SET_SUB_SAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_SAMPLE << MSC_INTR_SET_SAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_SCAN << MSC_INTR_SET_SCAN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_INIT << MSC_INTR_SET_INIT_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_FRAME << MSC_INTR_SET_FRAME_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_FIFO_UNDERFLOW << MSC_INTR_SET_FIFO_UNDERFLOW_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_SET_FLD_FIFO_OVERFLOW << MSC_INTR_SET_FIFO_OVERFLOW_Pos)), \
.intrMask = \
((CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_SUB_SAMPLE << MSC_INTR_MASK_SUB_SAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_SAMPLE << MSC_INTR_MASK_SAMPLE_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_SCAN << MSC_INTR_MASK_SCAN_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_INIT << MSC_INTR_MASK_INIT_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_FRAME << MSC_INTR_MASK_FRAME_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_FIFO_UNDERFLOW << MSC_INTR_MASK_FIFO_UNDERFLOW_Pos) | \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_INTR_MASK_FLD_FIFO_OVERFLOW << MSC_INTR_MASK_FIFO_OVERFLOW_Pos)), \
.frameCmd = \
(CY_CAPSENSE_SM_BASE_FULL_WAVE_REG_FRAME_CMD_FLD_START_FRAME), \
.swSelCsw[CY_CAPSENSE_SM_REG_SW_SEL_CSW0_RX_INDEX] = \
(CY_CAPSENSE_SM_REG_SW_SEL_CSW0_RX_VALUE), \
.swSelCsw[CY_CAPSENSE_SM_REG_SW_SEL_CSW1_TX_INDEX] = \
(CY_CAPSENSE_SM_REG_SW_SEL_CSW1_TX_VALUE), \
.swSelCsw[CY_CAPSENSE_SM_REG_SW_SEL_CSW2_NEG_TX_INDEX] = \
(CY_CAPSENSE_SM_REG_SW_SEL_CSW2_NEG_TX_VALUE), \
.swSelCsw[CY_CAPSENSE_SM_REG_SW_SEL_CSW3_SNS_INDEX] = \
(CY_CAPSENSE_SM_REG_SW_SEL_CSW3_SNS_VALUE), \
.swSelCsw[CY_CAPSENSE_SM_REG_SW_SEL_CSW4_GND_INDEX] = \
(CY_CAPSENSE_SM_REG_SW_SEL_CSW4_GND_VALUE), \
.swSelCsw[CY_CAPSENSE_SM_REG_SW_SEL_CSW5_HIGH_Z_INDEX] = \
(CY_CAPSENSE_SM_REG_SW_SEL_CSW5_HIGH_Z_VALUE), \
.swSelCswFunc[0u] = \
(0x00u), \
.mode[CY_CAPSENSE_CSD_RM_SENSING_METHOD_INDEX] = \
{ \
.senseDutyCtl = \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH0_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH1_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH2_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH3_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_FS2_PH0_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_FS2_PH1_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN << MSC_MODE_SENSE_DUTY_CTL_PH_GAP_2CYCLE_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH0X_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH1X_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN << MSC_MODE_SENSE_DUTY_CTL_PHX_GAP_2CYCLE_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_SHIFT_EN_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL << MSC_MODE_SENSE_DUTY_CTL_PHASE_MODE_SEL_Pos)), \
.swSelCdacFl = \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTCA << MSC_MODE_SW_SEL_CDAC_FL_SW_FLTCA_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLCB << MSC_MODE_SW_SEL_CDAC_FL_SW_FLCB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTV << MSC_MODE_SW_SEL_CDAC_FL_SW_FLTV_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTG << MSC_MODE_SW_SEL_CDAC_FL_SW_FLTG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLBV << MSC_MODE_SW_SEL_CDAC_FL_SW_FLBV_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLBG << MSC_MODE_SW_SEL_CDAC_FL_SW_FLBG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE << MSC_MODE_SW_SEL_CDAC_FL_ACTIVATION_MODE_Pos)), \
.swSelTop = \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_CACB << MSC_MODE_SW_SEL_TOP_CACB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_CACC << MSC_MODE_SW_SEL_TOP_CACC_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_CBCC << MSC_MODE_SW_SEL_TOP_CBCC_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_MBCC << MSC_MODE_SW_SEL_TOP_MBCC_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_AYA_CTL << MSC_MODE_SW_SEL_TOP_AYA_CTL_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_AYB_CTL << MSC_MODE_SW_SEL_TOP_AYB_CTL_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_BYB << MSC_MODE_SW_SEL_TOP_BYB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_SOSH << MSC_MODE_SW_SEL_TOP_SOSH_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_SHV << MSC_MODE_SW_SEL_TOP_SHV_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_SHG << MSC_MODE_SW_SEL_TOP_SHG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_BGRF << MSC_MODE_SW_SEL_TOP_BGRF_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_RMF << MSC_MODE_SW_SEL_TOP_RMF_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_MBF << MSC_MODE_SW_SEL_TOP_MBF_Pos)), \
.swSelComp = \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCS1 << MSC_MODE_SW_SEL_COMP_CPCS1_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCS3 << MSC_MODE_SW_SEL_COMP_CPCS3_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPMA << MSC_MODE_SW_SEL_COMP_CPMA_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCA << MSC_MODE_SW_SEL_COMP_CPCA_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCB << MSC_MODE_SW_SEL_COMP_CPCB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMCB << MSC_MODE_SW_SEL_COMP_CMCB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPF << MSC_MODE_SW_SEL_COMP_CPF_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMCS2 << MSC_MODE_SW_SEL_COMP_CMCS2_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMCS4 << MSC_MODE_SW_SEL_COMP_CMCS4_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMV << MSC_MODE_SW_SEL_COMP_CMV_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMG << MSC_MODE_SW_SEL_COMP_CMG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMF << MSC_MODE_SW_SEL_COMP_CMF_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_HALF_WAVE_EN << MSC_MODE_SW_SEL_COMP_HALF_WAVE_EN_Pos)), \
.swSelSh = \
((CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C1SHG << MSC_MODE_SW_SEL_SH_C1SHG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C1SH << MSC_MODE_SW_SEL_SH_C1SH_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C3SHG << MSC_MODE_SW_SEL_SH_C3SHG_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C3SH << MSC_MODE_SW_SEL_SH_C3SH_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_SOMB << MSC_MODE_SW_SEL_SH_SOMB_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_CBSO << MSC_MODE_SW_SEL_SH_CBSO_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_SPCS1 << MSC_MODE_SW_SEL_SH_SPCS1_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_SPCS3 << MSC_MODE_SW_SEL_SH_SPCS3_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_FSP << MSC_MODE_SW_SEL_SH_FSP_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_CCSO << MSC_MODE_SW_SEL_SH_CCSO_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_BUF_SEL << MSC_MODE_SW_SEL_SH_BUF_SEL_Pos) | \
(CY_CAPSENSE_SM_CSD_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_BUF_EN << MSC_MODE_SW_SEL_SH_BUF_EN_Pos)), \
}, \
.mode[CY_CAPSENSE_CSX_RM_SENSING_METHOD_INDEX] = \
{ \
.senseDutyCtl = \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH0_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH1_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH2_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH3_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_FS2_PH0_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_FS2_PH1_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN << MSC_MODE_SENSE_DUTY_CTL_PH_GAP_2CYCLE_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH0X_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_GAP_PH1X_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN << MSC_MODE_SENSE_DUTY_CTL_PHX_GAP_2CYCLE_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN << MSC_MODE_SENSE_DUTY_CTL_PHASE_SHIFT_EN_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL << MSC_MODE_SENSE_DUTY_CTL_PHASE_MODE_SEL_Pos)), \
.swSelCdacFl = \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTCA << MSC_MODE_SW_SEL_CDAC_FL_SW_FLTCA_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLCB << MSC_MODE_SW_SEL_CDAC_FL_SW_FLCB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTV << MSC_MODE_SW_SEL_CDAC_FL_SW_FLTV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTG << MSC_MODE_SW_SEL_CDAC_FL_SW_FLTG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLBV << MSC_MODE_SW_SEL_CDAC_FL_SW_FLBV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLBG << MSC_MODE_SW_SEL_CDAC_FL_SW_FLBG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE << MSC_MODE_SW_SEL_CDAC_FL_ACTIVATION_MODE_Pos)), \
.swSelTop = \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_CACB << MSC_MODE_SW_SEL_TOP_CACB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_CACC << MSC_MODE_SW_SEL_TOP_CACC_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_CBCC << MSC_MODE_SW_SEL_TOP_CBCC_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_MBCC << MSC_MODE_SW_SEL_TOP_MBCC_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_AYA_CTL << MSC_MODE_SW_SEL_TOP_AYA_CTL_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_AYB_CTL << MSC_MODE_SW_SEL_TOP_AYB_CTL_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_BYB << MSC_MODE_SW_SEL_TOP_BYB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_SOSH << MSC_MODE_SW_SEL_TOP_SOSH_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_SHV << MSC_MODE_SW_SEL_TOP_SHV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_SHG << MSC_MODE_SW_SEL_TOP_SHG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_BGRF << MSC_MODE_SW_SEL_TOP_BGRF_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_RMF << MSC_MODE_SW_SEL_TOP_RMF_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_TOP_FLD_MBF << MSC_MODE_SW_SEL_TOP_MBF_Pos)), \
.swSelComp = \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCS1 << MSC_MODE_SW_SEL_COMP_CPCS1_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCS3 << MSC_MODE_SW_SEL_COMP_CPCS3_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPMA << MSC_MODE_SW_SEL_COMP_CPMA_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCA << MSC_MODE_SW_SEL_COMP_CPCA_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPCB << MSC_MODE_SW_SEL_COMP_CPCB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMCB << MSC_MODE_SW_SEL_COMP_CMCB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CPF << MSC_MODE_SW_SEL_COMP_CPF_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMCS2 << MSC_MODE_SW_SEL_COMP_CMCS2_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMCS4 << MSC_MODE_SW_SEL_COMP_CMCS4_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMV << MSC_MODE_SW_SEL_COMP_CMV_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMG << MSC_MODE_SW_SEL_COMP_CMG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_CMF << MSC_MODE_SW_SEL_COMP_CMF_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_COMP_FLD_HALF_WAVE_EN << MSC_MODE_SW_SEL_COMP_HALF_WAVE_EN_Pos)), \
.swSelSh = \
((CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C1SHG << MSC_MODE_SW_SEL_SH_C1SHG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C1SH << MSC_MODE_SW_SEL_SH_C1SH_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C3SHG << MSC_MODE_SW_SEL_SH_C3SHG_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_C3SH << MSC_MODE_SW_SEL_SH_C3SH_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_SOMB << MSC_MODE_SW_SEL_SH_SOMB_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_CBSO << MSC_MODE_SW_SEL_SH_CBSO_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_SPCS1 << MSC_MODE_SW_SEL_SH_SPCS1_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_SPCS3 << MSC_MODE_SW_SEL_SH_SPCS3_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_FSP << MSC_MODE_SW_SEL_SH_FSP_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_CCSO << MSC_MODE_SW_SEL_SH_CCSO_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_BUF_SEL << MSC_MODE_SW_SEL_SH_BUF_SEL_Pos) | \
(CY_CAPSENSE_SM_CSX_FULL_WAVE_CTRL_MUX_REG_MODE0_SW_SEL_SH_FLD_BUF_EN << MSC_MODE_SW_SEL_SH_BUF_EN_Pos)), \
}, \
} \
#if defined(__cplusplus)
}
#endif
#endif /* CY_IP_M0S8MSCV3 */
#endif /* CY_CAPSENSE_GENERATOR_V3_H */
/* [] END OF FILE */